From: Sudeep Holla <sudeep.holla@arm.com>
To: Tan Xiaojun <tanxiaojun@huawei.com>,
linux-arm-kernel@lists.infradead.org
Cc: Sudeep Holla <sudeep.holla@arm.com>,
Mark Rutland <mark.rutland@arm.com>,
devicetree@vger.kernel.org,
Catalin Marinas <catalin.marinas@arm.com>,
Will Deacon <will.deacon@arm.com>,
linux-kernel@vger.kernel.org, Rob Herring <robh+dt@kernel.org>
Subject: Re: [PATCH v2 2/2] arm64: cacheinfo: add support to override cache levels via device tree
Date: Fri, 13 Jan 2017 09:30:28 +0000 [thread overview]
Message-ID: <609a80c7-9a85-2786-1e5a-a5c2340900b9@arm.com> (raw)
In-Reply-To: <58789899.3080909@huawei.com>
On 13/01/17 09:06, Tan Xiaojun wrote:
> On 2017/1/13 2:29, Sudeep Holla wrote:
>> The cache hierarchy can be identified through Cache Level ID(CLIDR)
>> architected system register. However in some cases it will provide
>> only the number of cache levels that are integrated into the processor
>> itself. In other words, it can't provide any information about the
>> caches that are external and/or transparent.
>>
>> Some platforms require to export the information about all such external
>> caches to the userspace applications via the sysfs interface.
>>
>> This patch adds support to override the cache levels using device tree
>> to take such external non-architected caches into account.
>>
>> Cc: Catalin Marinas <catalin.marinas@arm.com>
>> Cc: Will Deacon <will.deacon@arm.com>
>> Cc: Mark Rutland <mark.rutland@arm.com>
>> Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
>
> Tested-by: Tan Xiaojun <tanxiaojun@huawei.com>
>
Thanks for testing.
--
Regards,
Sudeep
next prev parent reply other threads:[~2017-01-13 9:30 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-01-12 18:29 [PATCH v2 1/2] of: base: add support to find the level of the last cache Sudeep Holla
2017-01-12 18:29 ` [PATCH v2 2/2] arm64: cacheinfo: add support to override cache levels via device tree Sudeep Holla
2017-01-13 9:06 ` Tan Xiaojun
2017-01-13 9:30 ` Sudeep Holla [this message]
2017-01-13 9:05 ` [PATCH v2 1/2] of: base: add support to find the level of the last cache Tan Xiaojun
2017-01-14 2:45 ` Rob Herring
2017-01-16 10:32 ` Sudeep Holla
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=609a80c7-9a85-2786-1e5a-a5c2340900b9@arm.com \
--to=sudeep.holla@arm.com \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=robh+dt@kernel.org \
--cc=tanxiaojun@huawei.com \
--cc=will.deacon@arm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).