From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S934264AbcIOHtF (ORCPT <rfc822;w@1wt.eu>);
        Thu, 15 Sep 2016 03:49:05 -0400
Received: from mx07-00178001.pphosted.com ([62.209.51.94]:52853 "EHLO
        mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK)
        by vger.kernel.org with ESMTP id S934146AbcIOHs7 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Sep 2016 03:48:59 -0400
Subject: Re: [PATCH v3 14/14] ARM: DT: STi: STiH410: clock configuration to
 address 720p and 1080p
To: <gabriel.fernandez@st.com>, Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Ian Campbell <ijc+devicetree@hellion.org.uk>,
        Kumar Gala <galak@codeaurora.org>,
        Srinivas Kandagatla <srinivas.kandagatla@gmail.com>,
        Russell King <linux@armlinux.org.uk>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@codeaurora.org>,
        Olivier Bideau <olivier.bideau@st.com>,
        Geert Uytterhoeven <geert+renesas@glider.be>,
        Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>,
        Andrzej Hajda <a.hajda@samsung.com>, Pankaj Dev <pankaj.dev@st.com>,
        Dinh Nguyen <dinguyen@opensource.altera.com>,
        Arnd Bergmann <arnd@arndb.de>, Thierry Reding <treding@nvidia.com>
References: <1472473626-15398-1-git-send-email-gabriel.fernandez@st.com>
 <1472473626-15398-15-git-send-email-gabriel.fernandez@st.com>
CC: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>, <kernel@stlinux.com>,
        <linux-clk@vger.kernel.org>, Lee Jones <lee.jones@linaro.org>,
        Peter Griffin <peter.griffin@linaro.org>, <arnaud.pouliquen@st.com>,
        <benjamin.gaignard@st.com>, <vincent.abriou@st.com>,
        Gabriel Fernandez <gabriel.fernandez@linaro.org>
From: Patrice Chotard <patrice.chotard@st.com>
Message-ID: <8042275a-1699-d6f8-b425-e2947e196889@st.com>
Date: Thu, 15 Sep 2016 09:48:03 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:45.0) Gecko/20100101
 Thunderbird/45.2.0
MIME-Version: 1.0
In-Reply-To: <1472473626-15398-15-git-send-email-gabriel.fernandez@st.com>
Content-Type: text/plain; charset="windows-1252"
Content-Transfer-Encoding: 7bit
X-Originating-IP: [10.48.1.66]
X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:,, definitions=2016-09-15_04:,,
 signatures=0
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org



On 08/29/2016 02:27 PM, gabriel.fernandez@st.com wrote:
> From: Gabriel Fernandez <gabriel.fernandez@st.com>
> 
> It is necessary to properly configure these clocks in order
> to address 720p and 1080p HDMI resolution.
> 
> Signed-off-by: Vincent Abriou <vincent.abriou@st.com>
> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@st.com>
> Acked-by: Peter Griffin <peter.griffin@linaro.org>
> ---
>  arch/arm/boot/dts/stih410.dtsi | 16 +++++++++++++---
>  1 file changed, 13 insertions(+), 3 deletions(-)
> 
> diff --git a/arch/arm/boot/dts/stih410.dtsi b/arch/arm/boot/dts/stih410.dtsi
> index 18ed1ad..7eec729 100644
> --- a/arch/arm/boot/dts/stih410.dtsi
> +++ b/arch/arm/boot/dts/stih410.dtsi
> @@ -103,7 +103,10 @@
>  			#size-cells = <1>;
>  
>  			assigned-clocks	= <&clk_s_d2_quadfs 0>,
> -					  <&clk_s_d2_quadfs 0>,
> +					  <&clk_s_d2_quadfs 1>,
> +					  <&clk_s_c0_pll1 0>,
> +					  <&clk_s_c0_flexgen CLK_COMPO_DVP>,
> +					  <&clk_s_c0_flexgen CLK_MAIN_DISP>,
>  					  <&clk_s_d2_flexgen CLK_PIX_MAIN_DISP>,
>  					  <&clk_s_d2_flexgen CLK_PIX_AUX_DISP>,
>  					  <&clk_s_d2_flexgen CLK_PIX_GDP1>,
> @@ -113,14 +116,21 @@
>  
>  			assigned-clock-parents = <0>,
>  						 <0>,
> +						 <0>,
> +						 <&clk_s_c0_pll1 0>,
> +						 <&clk_s_c0_pll1 0>,
>  						 <&clk_s_d2_quadfs 0>,
> -						 <&clk_s_d2_quadfs 0>,
> +						 <&clk_s_d2_quadfs 1>,
>  						 <&clk_s_d2_quadfs 0>,
>  						 <&clk_s_d2_quadfs 0>,
>  						 <&clk_s_d2_quadfs 0>,
>  						 <&clk_s_d2_quadfs 0>;
>  
> -			assigned-clock-rates = <297000000>, <297000000>;
> +			assigned-clock-rates = <297000000>,
> +					       <108000000>,
> +					       <0>,
> +					       <400000000>,
> +					       <400000000>;
>  
>  			ranges;
>  
> 
Hi Gabriel

Applied on STi tree for v4.9

Thanks