From: John Garry <john.garry@huawei.com>
To: Marc Zyngier <maz@kernel.org>, <linux-kernel@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>
Cc: Jason Cooper <jason@lakedaemon.net>,
chenxiang <chenxiang66@hisilicon.com>,
Robin Murphy <robin.murphy@arm.com>,
"luojiaxing@huawei.com" <luojiaxing@huawei.com>,
Ming Lei <ming.lei@redhat.com>,
Zhou Wang <wangzhou1@hisilicon.com>,
Thomas Gleixner <tglx@linutronix.de>,
Will Deacon <will@kernel.org>
Subject: Re: [PATCH v3 0/2] irqchip/gic-v3-its: Balance LPI affinity across CPUs
Date: Fri, 27 Mar 2020 17:47:08 +0000 [thread overview]
Message-ID: <80b673a7-1097-c5fa-82c0-1056baa5309d@huawei.com> (raw)
In-Reply-To: <9171c554-50d2-142b-96ae-1357952fce52@huawei.com>
> Before: ~1.2M IOPs fio read
> After: ~1.2M IOPs fio read
>
> So they were about the same. I would have hoped for an improvement here,
> considering before we would have all the per-queue threaded handlers
> running on the single CPU handling the hard irq.
>
> But we will retest all this tomorrow, so please consider these
> provisional for now.
>
> Thanks to Luo Jiaxing for testing.
Hi Marc,
Just to let you know that we're still looking at this. It turns out that
we're not getting the results as hoped, and the previous results were
incorrect due to a test booboo ..
I also think that the SMMU may even be creating a performance ceiling. I
need to check this more, as I can't seem to get the throughput above a
certain level.
I realise that we're so late in the cycle that there is now no immediate
rush.
But I would also like to report some other unexpected behaviour for
managed interrupts in this series - I'll reply directly to the specific
patch for that.
Much appreciated,
John
next prev parent reply other threads:[~2020-03-27 17:47 UTC|newest]
Thread overview: 22+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-16 11:54 [PATCH v3 0/2] irqchip/gic-v3-its: Balance LPI affinity across CPUs Marc Zyngier
2020-03-16 11:54 ` [PATCH v3 1/2] irqchip/gic-v3-its: Track LPI distribution on a per CPU basis Marc Zyngier
2020-03-16 11:54 ` [PATCH v3 2/2] irqchip/gic-v3-its: Balance initial LPI affinity across CPUs Marc Zyngier
2020-03-16 13:02 ` John Garry
2020-03-16 13:14 ` Marc Zyngier
2020-03-17 18:43 ` John Garry
2020-03-18 14:16 ` Marc Zyngier
2020-03-18 14:25 ` John Garry
2020-03-18 12:22 ` John Garry
2020-03-18 14:04 ` Marc Zyngier
2020-03-18 15:34 ` John Garry
2020-03-18 17:30 ` Marc Zyngier
2020-03-18 19:00 ` John Garry
2020-03-27 17:52 ` John Garry
2020-03-19 12:31 ` [PATCH v3 0/2] irqchip/gic-v3-its: Balance " John Garry
2020-03-27 17:47 ` John Garry [this message]
2020-04-01 11:33 ` John Garry
2020-05-14 12:05 ` John Garry
2020-05-15 10:14 ` Marc Zyngier
2020-05-15 11:50 ` John Garry
2020-05-15 15:37 ` Marc Zyngier
2020-05-15 16:15 ` John Garry
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=80b673a7-1097-c5fa-82c0-1056baa5309d@huawei.com \
--to=john.garry@huawei.com \
--cc=chenxiang66@hisilicon.com \
--cc=jason@lakedaemon.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=luojiaxing@huawei.com \
--cc=maz@kernel.org \
--cc=ming.lei@redhat.com \
--cc=robin.murphy@arm.com \
--cc=tglx@linutronix.de \
--cc=wangzhou1@hisilicon.com \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).