From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 7B1B2C433EF for ; Fri, 22 Oct 2021 15:36:13 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 612B361248 for ; Fri, 22 Oct 2021 15:36:13 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233325AbhJVPi3 (ORCPT ); Fri, 22 Oct 2021 11:38:29 -0400 Received: from foss.arm.com ([217.140.110.172]:55974 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233239AbhJVPi1 (ORCPT ); Fri, 22 Oct 2021 11:38:27 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9D7701396; Fri, 22 Oct 2021 08:36:09 -0700 (PDT) Received: from [10.57.27.181] (unknown [10.57.27.181]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 641373F99C; Fri, 22 Oct 2021 08:36:07 -0700 (PDT) Subject: Re: [RFCv1 4/4] perf: arm_spe: Dynamically switch PID tracing to contextidr To: Leo Yan , Catalin Marinas , Will Deacon , Mark Rutland , Kees Cook , Ard Biesheuvel , Sami Tolvanen , Nicholas Piggin , James Morse , Marc Zyngier , Joey Gouly , Peter Collingbourne , Vincenzo Frascino , "Peter Zijlstra (Intel)" , Stephane Eranian , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org References: <20211021134530.206216-1-leo.yan@linaro.org> <20211021134530.206216-5-leo.yan@linaro.org> From: James Clark Message-ID: <854fb1a2-e5f1-f237-685f-8ddb0557c98b@arm.com> Date: Fri, 22 Oct 2021 16:36:05 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0 MIME-Version: 1.0 In-Reply-To: <20211021134530.206216-5-leo.yan@linaro.org> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 21/10/2021 14:45, Leo Yan wrote: > Now Arm64 provides API for enabling and disable PID tracing, Arm SPE > driver invokes these functions to dynamically enable it during > profiling when the program runs in root PID name space, and disable PID > tracing when the perf event is stopped. > > Device drivers should not depend on CONFIG_PID_IN_CONTEXTIDR for PID > tracing, so this patch uses the consistent condition for setting bit > EL1_CX for PMSCR. Hi Leo, I've been testing this change, but I'm seeing something strange. Not sure if it's a problem on my side or not yet. With this command: sudo ./perf record -vvv -e arm_spe//u -- taskset --cpu-list 1 bash -c ls I'm only seeing 0 values for context: sudo ./perf report -D | grep CONTEXT . 00038dce: 65 00 00 00 00 CONTEXT 0x0 el2 . 00038e0e: 65 00 00 00 00 CONTEXT 0x0 el2 I added a printk to the function, and I see it print non zero values, although there are some zero ones mixed in there too: diff --git a/arch/arm64/include/asm/mmu_context.h b/arch/arm64/include/asm/mmu_context.h index 0c1669db19a1..8f0fb43a5fac 100644 --- a/arch/arm64/include/asm/mmu_context.h +++ b/arch/arm64/include/asm/mmu_context.h @@ -33,7 +33,8 @@ static inline void contextidr_thread_switch(struct task_struct *next) if (!static_branch_unlikely(&contextidr_in_use)) return; - write_sysreg(task_pid_nr(next), contextidr_el1); + printk("Set %d\n", task_pid_nr(next)); + write_sysreg(task_pid_nr(next), contextidr_el2); isb(); } Results in this: [ 53.257905] Set 77 [ 53.257909] Set 0 [ 53.258180] Set 77 [ 53.258183] Set 0 [ 53.258385] Set 309 [ 53.258385] Set 172 [ 53.258425] Set 77 [ 53.258443] Set 990 [ 53.258449] Set 77 [ 53.258455] Set 990 [ 53.258467] Set 310 [ 53.258719] Set 7 [ 53.258728] Set 77 [ 53.258731] Set 0 [ 53.258733] Set 0 [ 53.258738] Set 7 Without your patchset I don't get 0 values in the SPE trace anymore: . 0000050e: 65 b1 01 00 00 CONTEXT 0x1b1 el2 . 0000054e: 65 b1 01 00 00 CONTEXT 0x1b1 el2 . 0000058e: 65 ac 01 00 00 CONTEXT 0x1ac el2 . 000005ce: 65 ac 01 00 00 CONTEXT 0x1ac el2