From: "Heiko Stübner" <heiko@sntech.de>
To: Shawn Lin <shawn.lin@rock-chips.com>
Cc: Rob Herring <robh+dt@kernel.org>,
Ulf Hansson <ulf.hansson@linaro.org>,
Adrian Hunter <adrian.hunter@intel.com>,
linux-mmc@vger.kernel.org, devicetree@vger.kernel.org,
linux-rockchip@lists.infradead.org,
Douglas Anderson <dianders@chromium.org>,
Ziyuan Xu <xzy.xu@rock-chips.com>,
linux-kernel@vger.kernel.org
Subject: Re: [PATCH 2/4] mmc: sdhci-of-arasan: Control clock for accessing syscon
Date: Mon, 29 Aug 2016 12:46:14 +0200 [thread overview]
Message-ID: <86620348.HZYDfvTFnk@diego> (raw)
In-Reply-To: <68c69709-2d23-30f5-41ea-7fe9757aae4f@rock-chips.com>
Am Montag, 29. August 2016, 17:22:27 schrieb Shawn Lin:
> 在 2016/8/29 17:10, Heiko Stübner 写道:
> > Hi Shawn,
> >
> > Am Montag, 29. August 2016, 16:54:10 schrieb Shawn Lin:
> >> On 2016/8/29 16:25, Heiko Stübner wrote:
> >>> Am Montag, 29. August 2016, 16:02:57 schrieb Shawn Lin:
> >>>> In the eariler commit 65820199272d ("Documentation: mmc:
> >>>> sdhci-of-arasan: Add soc-ctl-syscon for corecfg regs"), we
> >>>> introduced syscon to control corecfg_* stuff provided by
> >>>> arasan. But given that we may need to ungate the clock for
> >>>> accessing corecfg_*, it not so perfect as it depends on
> >>>> whether specific clock driver disables it if not referenced.
> >>>> Meanwhile, if we don't need arasan contoller to work anymore,
> >>>> there is no reason to still enable it. So let's control this
> >>>> clock when needed.
> >>>>
> >>>> Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
> >>>> ---
> >>>>
> >>>> drivers/mmc/host/sdhci-of-arasan.c | 25 ++++++++++++++++++++++---
> >>>> 1 file changed, 22 insertions(+), 3 deletions(-)
> >>>>
> >>>> diff --git a/drivers/mmc/host/sdhci-of-arasan.c
> >>>> b/drivers/mmc/host/sdhci-of-arasan.c index 0b3a9cf..7ae3ae4 100644
> >>>> --- a/drivers/mmc/host/sdhci-of-arasan.c
> >>>> +++ b/drivers/mmc/host/sdhci-of-arasan.c
> >>>> @@ -78,6 +78,7 @@ struct sdhci_arasan_soc_ctl_map {
> >>>>
> >>>> * struct sdhci_arasan_data
> >>>> * @host: Pointer to the main SDHCI host structure.
> >>>> * @clk_ahb: Pointer to the AHB clock
> >>>>
> >>>> + * @clk_syscon: Pointer to the optional clock for accessing syscon
> >>>>
> >>>> * @phy: Pointer to the generic phy
> >>>> * @is_phy_on: True if the PHY is on; false if not.
> >>>> * @sdcardclk_hw: Struct for the clock we might provide to a PHY.
> >>>>
> >>>> @@ -88,6 +89,7 @@ struct sdhci_arasan_soc_ctl_map {
> >>>>
> >>>> struct sdhci_arasan_data {
> >>>>
> >>>> struct sdhci_host *host;
> >>>> struct clk *clk_ahb;
> >>>>
> >>>> + struct clk *clk_syscon;
> >>>>
> >>>> struct phy *phy;
> >>>> bool is_phy_on;
> >>>>
> >>>> @@ -290,6 +292,7 @@ static int sdhci_arasan_suspend(struct device *dev)
> >>>>
> >>>> clk_disable(pltfm_host->clk);
> >>>> clk_disable(sdhci_arasan->clk_ahb);
> >>>>
> >>>> + clk_disable(sdhci_arasan->clk_syscon);
> >>>>
> >>>> return 0;
> >>>>
> >>>> }
> >>>>
> >>>> @@ -309,6 +312,12 @@ static int sdhci_arasan_resume(struct device *dev)
> >>>>
> >>>> struct sdhci_arasan_data *sdhci_arasan =
> >>>> sdhci_pltfm_priv(pltfm_host);
> >>>> int ret;
> >>>>
> >>>> + ret = clk_enable(sdhci_arasan->clk_syscon);
> >>>> + if (ret) {
> >>>> + dev_err(dev, "Cannot enable syscon clock.\n");
> >>>> + return ret;
> >>>> + }
> >>>> +
> >>>>
> >>>> ret = clk_enable(sdhci_arasan->clk_ahb);
> >>>> if (ret) {
> >>>>
> >>>> dev_err(dev, "Cannot enable AHB clock.\n");
> >>>>
> >>>> @@ -528,26 +537,33 @@ static int sdhci_arasan_probe(struct
> >>>> platform_device
> >>>> *pdev) ret);
> >>>>
> >>>> goto err_pltfm_free;
> >>>>
> >>>> }
> >>>>
> >>>> +
> >>>> + sdhci_arasan->clk_syscon = devm_clk_get(&pdev->dev,
> >>>> + "clk_syscon");
> >>>> + if (clk_prepare_enable(sdhci_arasan->clk_syscon)) {
> >>>> + dev_err(&pdev->dev, "Unable to enable syscon clock.\n");
> >>>> + goto err_pltfm_free;
> >>>> + }
> >>>
> >>> doesn't look very "optional" to me.
> >>> clk_get specifies:
> >>> "Returns a struct clk corresponding to the clock producer, or
> >>> valid IS_ERR() condition containing errno."
> >>>
> >>> So later clk_* on that err_ptr will produce failures and the
> >>> clock-framework could also request deferal.
> >>
> >> Thanks for quick feedback.:)
> >>
> >> It makes sense. I think it's just because clk_get request deferral, so
> >> we could simply assign NULL to cly_syscon and let clk_* return 0
> >> directly. So the deferral should be handle when getting other clks like
> >> clk_ahb?
> >
> > nope, I think the position itself is fine, so just do something like
> >
> > if (IS_ERR(sdhci_arasan->clk_syscon)) {
> > {
> >
> > if (PTR_ERR(sdhci_arasan->clk_syscon) == -EPROBE_DEFER)
> >
> > return -EPROBE_DEFER;
> >
> > else
> >
> > sdhci_arasan->clk_syscon = NULL;
> >
> > }
> >
> > as the syscon clk would only ever be necessary if the soc-ctl-syscon is
> > actually defined. But there is no need to move that section I think.
>
> except for some arasan's instances for some other vendors who do have
> soc-ctl-syscon to control corecfg_* but without any clk gate for the
> accessing path, is it possible? :)
sure, if your struct clk reference is NULL, all the clk_* functions will just
return sucessful ... see [0] and friends. So essentially you just handle the
EPROBE_DEFER, because that means the clock is specified in the dts but not
available yet and just ignore other errors by setting the clk to NULL.
[0] http://lxr.free-electrons.com/source/drivers/clk/clk.c#L774
next prev parent reply other threads:[~2016-08-29 10:47 UTC|newest]
Thread overview: 14+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-08-29 8:02 [PATCH 0/4] Control clock for accessing syscon provided arasan IP Shawn Lin
2016-08-29 8:02 ` [PATCH 1/4] Documentation: mmc: sdhci-of-arasan: Add clk_syscon as an optional one Shawn Lin
2016-09-02 14:15 ` Rob Herring
2016-09-02 16:12 ` Doug Anderson
2016-09-02 17:14 ` Rob Herring
2016-08-29 8:02 ` [PATCH 2/4] mmc: sdhci-of-arasan: Control clock for accessing syscon Shawn Lin
2016-08-29 8:25 ` Heiko Stübner
2016-08-29 8:54 ` Shawn Lin
2016-08-29 9:10 ` Heiko Stübner
2016-08-29 9:20 ` Shawn Lin
2016-08-29 9:22 ` Shawn Lin
2016-08-29 10:46 ` Heiko Stübner [this message]
2016-08-29 8:02 ` [PATCH 3/4] arm64: dts: rockchip: add clk_syscon for sdhci on rk3399 Shawn Lin
2016-08-29 8:02 ` [PATCH 4/4] clk: rockchip: remove CLK_IGNORE_UNUSED flag for aclk_emmc_grf " Shawn Lin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=86620348.HZYDfvTFnk@diego \
--to=heiko@sntech.de \
--cc=adrian.hunter@intel.com \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=linux-rockchip@lists.infradead.org \
--cc=robh+dt@kernel.org \
--cc=shawn.lin@rock-chips.com \
--cc=ulf.hansson@linaro.org \
--cc=xzy.xu@rock-chips.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).