From: Leo Li <leoyang.li@nxp.com>
To: Bjorn Helgaas <helgaas@kernel.org>
Cc: "Z.Q. Hou" <zhiqiang.hou@nxp.com>,
"linux-pci@vger.kernel.org" <linux-pci@vger.kernel.org>,
"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS"
<devicetree@vger.kernel.org>, lkml <linux-kernel@vger.kernel.org>,
"moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE"
<linux-arm-kernel@lists.infradead.org>,
Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>,
Rob Herring <robh+dt@kernel.org>,
Bjorn Helgaas <bhelgaas@google.com>,
Shawn Guo <shawnguo@kernel.org>,
"gustavo.pimentel@synopsys.com" <gustavo.pimentel@synopsys.com>,
"M.H. Lian" <minghuan.lian@nxp.com>,
Mingkai Hu <mingkai.hu@nxp.com>, Roy Zang <roy.zang@nxp.com>
Subject: RE: [PATCHv5 0/6] PCI: layerscape: Add power management support
Date: Tue, 16 Nov 2021 23:52:58 +0000 [thread overview]
Message-ID: <AS8PR04MB89468279B5E59F5CA33BEBDC8F999@AS8PR04MB8946.eurprd04.prod.outlook.com> (raw)
In-Reply-To: <20211111214436.GA1352369@bhelgaas>
> -----Original Message-----
> From: Bjorn Helgaas <helgaas@kernel.org>
> Sent: Thursday, November 11, 2021 3:45 PM
> To: Leo Li <leoyang.li@nxp.com>
> Cc: Z.Q. Hou <zhiqiang.hou@nxp.com>; linux-pci@vger.kernel.org; open
> list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS
> <devicetree@vger.kernel.org>; lkml <linux-kernel@vger.kernel.org>;
> moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE <linux-arm-
> kernel@lists.infradead.org>; Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>;
> Rob Herring <robh+dt@kernel.org>; Bjorn Helgaas <bhelgaas@google.com>;
> Shawn Guo <shawnguo@kernel.org>; gustavo.pimentel@synopsys.com;
> M.H. Lian <minghuan.lian@nxp.com>; Mingkai Hu <mingkai.hu@nxp.com>;
> Roy Zang <roy.zang@nxp.com>
> Subject: Re: [PATCHv5 0/6] PCI: layerscape: Add power management support
>
> On Thu, Nov 11, 2021 at 03:21:37PM -0600, Li Yang wrote:
> > On Wed, Apr 7, 2021 at 9:13 AM Zhiqiang Hou <Zhiqiang.Hou@nxp.com>
> wrote:
> > >
> > > From: Hou Zhiqiang <Zhiqiang.Hou@nxp.com>
> > >
> > > This patch series is to add PCIe power management support for NXP
> > > Layerscape platforms.
> > >
> > > Hou Zhiqiang (6):
> > > PCI: layerscape: Change to use the DWC common link-up check function
> > > dt-bindings: pci: layerscape-pci: Add a optional property big-endian
> > > arm64: dts: layerscape: Add big-endian property for PCIe nodes
> > > dt-bindings: pci: layerscape-pci: Update the description of SCFG
> > > property
> > > arm64: dts: ls1043a: Add SCFG phandle for PCIe nodes
> > > PCI: layerscape: Add power management support
> > >
> > > .../bindings/pci/layerscape-pci.txt | 6 +-
> > > .../arm64/boot/dts/freescale/fsl-ls1012a.dtsi | 1 +
> > > .../arm64/boot/dts/freescale/fsl-ls1043a.dtsi | 6 +
> > > .../arm64/boot/dts/freescale/fsl-ls1046a.dtsi | 3 +
> > > drivers/pci/controller/dwc/pci-layerscape.c | 450 ++++++++++++++----
> > > drivers/pci/controller/dwc/pcie-designware.h | 1 +
> > > 6 files changed, 370 insertions(+), 97 deletions(-)
> >
> > Hi Bjorn,
> >
> > I don't see any feedback on this version. Is there any chance that
> > the binding/driver changes can be picked up?
>
> Probably slipped through the cracks. We're in the middle of the v5.16 merge
> window right now. After v5.16-rc1 is tagged (probably Nov 14), rebase your
> series on top of that, incorporate Rob's reviewed-by, and repost it. Then
> Lorenzo will see it and take a look.
Thanks Bjorn,
While we waiting for the repost and review for the driver change, the dt-binding
updates seems to be unrelated to the driver changes. So probably they can be
applied separately to make the dts changes mergeable?
Regards,
Leo
prev parent reply other threads:[~2021-11-16 23:53 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-04-07 3:09 [PATCHv5 0/6] PCI: layerscape: Add power management support Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 1/6] PCI: layerscape: Change to use the DWC common link-up check function Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 2/6] dt-bindings: pci: layerscape-pci: Add a optional property big-endian Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 3/6] arm64: dts: layerscape: Add big-endian property for PCIe nodes Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 4/6] dt-bindings: pci: layerscape-pci: Update the description of SCFG property Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 5/6] arm64: dts: ls1043a: Add SCFG phandle for PCIe nodes Zhiqiang Hou
2021-04-07 3:09 ` [PATCHv5 6/6] PCI: layerscape: Add power management support Zhiqiang Hou
2021-04-09 0:08 ` Rob Herring
2021-11-12 0:37 ` Krzysztof Wilczyński
2021-11-18 12:29 ` Z.Q. Hou
2021-11-11 21:21 ` [PATCHv5 0/6] " Li Yang
2021-11-11 21:44 ` Bjorn Helgaas
2021-11-16 23:52 ` Leo Li [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=AS8PR04MB89468279B5E59F5CA33BEBDC8F999@AS8PR04MB8946.eurprd04.prod.outlook.com \
--to=leoyang.li@nxp.com \
--cc=bhelgaas@google.com \
--cc=devicetree@vger.kernel.org \
--cc=gustavo.pimentel@synopsys.com \
--cc=helgaas@kernel.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=lorenzo.pieralisi@arm.com \
--cc=minghuan.lian@nxp.com \
--cc=mingkai.hu@nxp.com \
--cc=robh+dt@kernel.org \
--cc=roy.zang@nxp.com \
--cc=shawnguo@kernel.org \
--cc=zhiqiang.hou@nxp.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).