From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751586AbcGQUks (ORCPT ); Sun, 17 Jul 2016 16:40:48 -0400 Received: from mail-vk0-f51.google.com ([209.85.213.51]:33097 "EHLO mail-vk0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751463AbcGQUkq (ORCPT ); Sun, 17 Jul 2016 16:40:46 -0400 MIME-Version: 1.0 In-Reply-To: <20160712190709.5964-2-atull@opensource.altera.com> References: <20160712190709.5964-1-atull@opensource.altera.com> <20160712190709.5964-2-atull@opensource.altera.com> From: Moritz Fischer Date: Sun, 17 Jul 2016 13:40:44 -0700 Message-ID: Subject: Re: [PATCH 1/2] ARM: socfpga: add bindings doc for arria10 fpga manager To: Alan Tull Cc: Rob Herring , Mark Rutland , Ian Campbell , Dinh Nguyen , Devicetree List , linux-arm-kernel , Linux Kernel Mailing List , Alan Tull Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Acked-By: Moritz Fischer On Tue, Jul 12, 2016 at 12:07 PM, Alan Tull wrote: > Add a device tree bindings document for the SoCFPGA Arria10 > FPGA Manager driver. > > Signed-off-by: Alan Tull > --- > .../bindings/fpga/altera-socfpga-a10-fpga-mgr.txt | 19 +++++++++++++++++++ > 1 file changed, 19 insertions(+) > create mode 100644 Documentation/devicetree/bindings/fpga/altera-socfpga-a10-fpga-mgr.txt > > diff --git a/Documentation/devicetree/bindings/fpga/altera-socfpga-a10-fpga-mgr.txt b/Documentation/devicetree/bindings/fpga/altera-socfpga-a10-fpga-mgr.txt > new file mode 100644 > index 0000000..2fd8e7a > --- /dev/null > +++ b/Documentation/devicetree/bindings/fpga/altera-socfpga-a10-fpga-mgr.txt > @@ -0,0 +1,19 @@ > +Altera SOCFPGA Arria10 FPGA Manager > + > +Required properties: > +- compatible : should contain "altr,socfpga-a10-fpga-mgr" > +- reg : base address and size for memory mapped io. > + - The first index is for FPGA manager register access. > + - The second index is for writing FPGA configuration data. > +- resets : Phandle and reset specifier for the device's reset. > +- clocks : Clocks used by the device. > + > +Example: > + > + fpga_mgr: fpga-mgr@ffd03000 { > + compatible = "altr,socfpga-a10-fpga-mgr"; > + reg = <0xffd03000 0x100 > + 0xffcfe400 0x20>; > + clocks = <&l4_mp_clk>; > + resets = <&rst FPGAMGR_RESET>; > + }; > -- > 2.9.1 >