From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759557AbaEMIpb (ORCPT ); Tue, 13 May 2014 04:45:31 -0400 Received: from mail-ob0-f178.google.com ([209.85.214.178]:49607 "EHLO mail-ob0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759318AbaEMIpZ (ORCPT ); Tue, 13 May 2014 04:45:25 -0400 MIME-Version: 1.0 In-Reply-To: References: <1395505004-22650-1-git-send-email-bigeasy@linutronix.de> <1395505004-22650-2-git-send-email-bigeasy@linutronix.de> Date: Tue, 13 May 2014 10:45:24 +0200 Message-ID: Subject: Re: [PATCH 1/7] ARM: dts: socfpga: add gpio pieces From: Linus Walleij To: Olof Johansson Cc: Sebastian Andrzej Siewior , Alan Tull , Alexandre Courbot , "linux-gpio@vger.kernel.org" , "linux-kernel@vger.kernel.org" , Dinh Nguyen , Alan Tull , "devicetree@vger.kernel.org" Content-Type: text/plain; charset=UTF-8 Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, May 6, 2014 at 12:02 AM, Olof Johansson wrote: > ... or is there some underlying reason for having the two-layer > approach that isn't obvious from this device tree? There is, as explained by Alan. One coherent memory range with several individual ports. Yours, Linus Walleij