linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
* [PATCH] arm64: dts: imx8mn-evk: add QSPI flash
@ 2022-02-28 13:25 Michael Walle
  2022-03-01 16:12 ` Heiko Thiery
  2022-04-08 11:43 ` Shawn Guo
  0 siblings, 2 replies; 3+ messages in thread
From: Michael Walle @ 2022-02-28 13:25 UTC (permalink / raw)
  To: Rob Herring, Krzysztof Kozlowski, Shawn Guo, Sascha Hauer, Fabio Estevam
  Cc: Pengutronix Kernel Team, NXP Linux Team, devicetree,
	linux-arm-kernel, linux-kernel, heiko.thiery, Michael Walle

There is a 32MiB Micron MT25QU256ABA1 serial NOR flash on the EVK board.
Add a device tree node for it.

Tested on a 8MNANOD3L-EVK.

Signed-off-by: Michael Walle <michael@walle.cc>
---
 arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi | 27 +++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
index c3f15192b76c..dc75d6d13bb3 100644
--- a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
+++ b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
@@ -110,6 +110,22 @@ vddio: vddio-regulator {
 	};
 };
 
+&flexspi {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexspi>;
+	status = "okay";
+
+	flash0: flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = <0>;
+		#address-cells = <1>;
+		#size-cells = <1>;
+		spi-max-frequency = <166000000>;
+		spi-tx-bus-width = <4>;
+		spi-rx-bus-width = <4>;
+	};
+};
+
 &i2c1 {
 	clock-frequency = <400000>;
 	pinctrl-names = "default";
@@ -267,6 +283,17 @@ MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22	0x19
 		>;
 	};
 
+	pinctrl_flexspi: flexspigrp {
+		fsl,pins = <
+			MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
+			MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
+			MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
+			MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
+			MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
+			MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
+		>;
+	};
+
 	pinctrl_gpio_led: gpioledgrp {
 		fsl,pins = <
 			MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16	0x19
-- 
2.30.2


^ permalink raw reply related	[flat|nested] 3+ messages in thread

* Re: [PATCH] arm64: dts: imx8mn-evk: add QSPI flash
  2022-02-28 13:25 [PATCH] arm64: dts: imx8mn-evk: add QSPI flash Michael Walle
@ 2022-03-01 16:12 ` Heiko Thiery
  2022-04-08 11:43 ` Shawn Guo
  1 sibling, 0 replies; 3+ messages in thread
From: Heiko Thiery @ 2022-03-01 16:12 UTC (permalink / raw)
  To: Michael Walle
  Cc: Rob Herring, Krzysztof Kozlowski, Shawn Guo, Sascha Hauer,
	Fabio Estevam, Pengutronix Kernel Team, NXP Linux Team,
	devicetree, linux-arm-kernel, linux-kernel

Hi Michael

Am Mo., 28. Feb. 2022 um 14:25 Uhr schrieb Michael Walle <michael@walle.cc>:
>
> There is a 32MiB Micron MT25QU256ABA1 serial NOR flash on the EVK board.
> Add a device tree node for it.
>
> Tested on a 8MNANOD3L-EVK.
>
> Signed-off-by: Michael Walle <michael@walle.cc>

Tested-by: Heiko Thiery <heiko.thiery@gmail.com>

> ---
>  arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi | 27 +++++++++++++++++++
>  1 file changed, 27 insertions(+)
>
> diff --git a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
> index c3f15192b76c..dc75d6d13bb3 100644
> --- a/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
> +++ b/arch/arm64/boot/dts/freescale/imx8mn-evk.dtsi
> @@ -110,6 +110,22 @@ vddio: vddio-regulator {
>         };
>  };
>
> +&flexspi {
> +       pinctrl-names = "default";
> +       pinctrl-0 = <&pinctrl_flexspi>;
> +       status = "okay";
> +
> +       flash0: flash@0 {
> +               compatible = "jedec,spi-nor";
> +               reg = <0>;
> +               #address-cells = <1>;
> +               #size-cells = <1>;
> +               spi-max-frequency = <166000000>;
> +               spi-tx-bus-width = <4>;
> +               spi-rx-bus-width = <4>;
> +       };
> +};
> +
>  &i2c1 {
>         clock-frequency = <400000>;
>         pinctrl-names = "default";
> @@ -267,6 +283,17 @@ MX8MN_IOMUXC_SAI2_RXC_GPIO4_IO22   0x19
>                 >;
>         };
>
> +       pinctrl_flexspi: flexspigrp {
> +               fsl,pins = <
> +                       MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK               0x1c2
> +                       MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B            0x82
> +                       MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0           0x82
> +                       MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1           0x82
> +                       MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2           0x82
> +                       MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3           0x82
> +               >;
> +       };
> +
>         pinctrl_gpio_led: gpioledgrp {
>                 fsl,pins = <
>                         MX8MN_IOMUXC_NAND_READY_B_GPIO3_IO16    0x19
> --
> 2.30.2
>

^ permalink raw reply	[flat|nested] 3+ messages in thread

* Re: [PATCH] arm64: dts: imx8mn-evk: add QSPI flash
  2022-02-28 13:25 [PATCH] arm64: dts: imx8mn-evk: add QSPI flash Michael Walle
  2022-03-01 16:12 ` Heiko Thiery
@ 2022-04-08 11:43 ` Shawn Guo
  1 sibling, 0 replies; 3+ messages in thread
From: Shawn Guo @ 2022-04-08 11:43 UTC (permalink / raw)
  To: Michael Walle
  Cc: Rob Herring, Krzysztof Kozlowski, Sascha Hauer, Fabio Estevam,
	Pengutronix Kernel Team, NXP Linux Team, devicetree,
	linux-arm-kernel, linux-kernel, heiko.thiery

On Mon, Feb 28, 2022 at 02:25:23PM +0100, Michael Walle wrote:
> There is a 32MiB Micron MT25QU256ABA1 serial NOR flash on the EVK board.
> Add a device tree node for it.
> 
> Tested on a 8MNANOD3L-EVK.
> 
> Signed-off-by: Michael Walle <michael@walle.cc>

Applied, thanks!

^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2022-04-08 11:44 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-02-28 13:25 [PATCH] arm64: dts: imx8mn-evk: add QSPI flash Michael Walle
2022-03-01 16:12 ` Heiko Thiery
2022-04-08 11:43 ` Shawn Guo

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).