From: Chen-Yu Tsai <wens@csie.org>
To: Jernej Skrabec <jernej.skrabec@siol.net>
Cc: Maxime Ripard <maxime.ripard@bootlin.com>,
Rob Herring <robh+dt@kernel.org>, David Airlie <airlied@linux.ie>,
Gustavo Padovan <gustavo@padovan.org>,
Maarten Lankhorst <maarten.lankhorst@linux.intel.com>,
Sean Paul <seanpaul@chromium.org>,
Mark Rutland <mark.rutland@arm.com>,
dri-devel <dri-devel@lists.freedesktop.org>,
devicetree <devicetree@vger.kernel.org>,
linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
linux-kernel <linux-kernel@vger.kernel.org>,
linux-clk <linux-clk@vger.kernel.org>,
linux-sunxi <linux-sunxi@googlegroups.com>
Subject: Re: [PATCH v3 05/24] drm/sun4i: Add TCON TOP driver
Date: Thu, 28 Jun 2018 09:47:20 +0800 [thread overview]
Message-ID: <CAGb2v6465Upen-aFiLXDrSPLDGLh+2REjaZ_91W39=E1DffHeA@mail.gmail.com> (raw)
In-Reply-To: <20180625120304.7543-6-jernej.skrabec@siol.net>
Hi,
So I'm late to the party, but...
On Mon, Jun 25, 2018 at 8:02 PM, Jernej Skrabec <jernej.skrabec@siol.net> wrote:
> As already described in DT binding, TCON TOP is responsible for
> configuring display pipeline. In this initial driver focus is on HDMI
> pipeline, so TVE and LCD configuration is not implemented.
>
> Implemented features:
> - HDMI source selection
> - clock driver (TCON and DSI gating)
> - connecting mixers and TCONS
>
> Something similar also existed in previous SoCs, except that it was part
> of first TCON.
>
> Signed-off-by: Jernej Skrabec <jernej.skrabec@siol.net>
> ---
> drivers/gpu/drm/sun4i/Makefile | 3 +-
> drivers/gpu/drm/sun4i/sun8i_tcon_top.c | 300 +++++++++++++++++++++++++
> drivers/gpu/drm/sun4i/sun8i_tcon_top.h | 40 ++++
> 3 files changed, 342 insertions(+), 1 deletion(-)
> create mode 100644 drivers/gpu/drm/sun4i/sun8i_tcon_top.c
> create mode 100644 drivers/gpu/drm/sun4i/sun8i_tcon_top.h
>
> diff --git a/drivers/gpu/drm/sun4i/Makefile b/drivers/gpu/drm/sun4i/Makefile
> index 2589f4acd5ae..09fbfd6304ba 100644
> --- a/drivers/gpu/drm/sun4i/Makefile
> +++ b/drivers/gpu/drm/sun4i/Makefile
> @@ -16,7 +16,8 @@ sun8i-drm-hdmi-y += sun8i_hdmi_phy_clk.o
>
> sun8i-mixer-y += sun8i_mixer.o sun8i_ui_layer.o \
> sun8i_vi_layer.o sun8i_ui_scaler.o \
> - sun8i_vi_scaler.o sun8i_csc.o
> + sun8i_vi_scaler.o sun8i_csc.o \
> + sun8i_tcon_top.o
>
> sun4i-tcon-y += sun4i_crtc.o
> sun4i-tcon-y += sun4i_dotclock.o
> diff --git a/drivers/gpu/drm/sun4i/sun8i_tcon_top.c b/drivers/gpu/drm/sun4i/sun8i_tcon_top.c
> new file mode 100644
> index 000000000000..8da0460e0028
> --- /dev/null
> +++ b/drivers/gpu/drm/sun4i/sun8i_tcon_top.c
> @@ -0,0 +1,300 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/* Copyright (c) 2018 Jernej Skrabec <jernej.skrabec@siol.net> */
> +
> +#include <drm/drmP.h>
> +
> +#include <dt-bindings/clock/sun8i-tcon-top.h>
> +
> +#include <linux/bitfield.h>
> +#include <linux/component.h>
> +#include <linux/device.h>
> +#include <linux/module.h>
> +#include <linux/of_graph.h>
> +#include <linux/platform_device.h>
> +
> +#include "sun8i_tcon_top.h"
> +
> +static int sun8i_tcon_top_get_connected_ep_id(struct device_node *node,
> + int port_id)
> +{
> + struct device_node *ep, *remote, *port;
> + struct of_endpoint endpoint;
> +
> + port = of_graph_get_port_by_id(node, port_id);
> + if (!port)
> + return -ENOENT;
> +
> + for_each_available_child_of_node(port, ep) {
> + remote = of_graph_get_remote_port_parent(ep);
> + if (!remote)
> + continue;
> +
> + if (of_device_is_available(remote)) {
> + of_graph_parse_endpoint(ep, &endpoint);
> +
> + of_node_put(remote);
> +
> + return endpoint.id;
> + }
> +
> + of_node_put(remote);
> + }
> +
> + return -ENOENT;
> +}
> +
> +static struct clk_hw *sun8i_tcon_top_register_gate(struct device *dev,
> + struct clk *parent,
> + void __iomem *regs,
> + spinlock_t *lock,
> + u8 bit, int name_index)
> +{
> + const char *clk_name, *parent_name;
> + int ret;
> +
> + parent_name = __clk_get_name(parent);
You can simply pass in the binding clock name, and have
index = of_property_match_string(np, "clock-names", name);
parent_name = of_clk_get_parent_name(dev->of_node, index);
> + ret = of_property_read_string_index(dev->of_node,
> + "clock-output-names", name_index,
> + &clk_name);
> + if (ret)
> + return ERR_PTR(ret);
> +
> + return clk_hw_register_gate(dev, clk_name, parent_name,
> + CLK_SET_RATE_PARENT,
> + regs + TCON_TOP_GATE_SRC_REG,
> + bit, 0, lock);
> +};
> +
> +static int sun8i_tcon_top_bind(struct device *dev, struct device *master,
> + void *data)
> +{
> + struct platform_device *pdev = to_platform_device(dev);
> + struct clk *dsi, *tcon_tv0, *tcon_tv1, *tve0, *tve1;
> + struct clk_hw_onecell_data *clk_data;
> + struct sun8i_tcon_top *tcon_top;
> + bool mixer0_unused = false;
> + struct resource *res;
> + void __iomem *regs;
> + int ret, i, id;
> + u32 val;
> +
> + tcon_top = devm_kzalloc(dev, sizeof(*tcon_top), GFP_KERNEL);
> + if (!tcon_top)
> + return -ENOMEM;
> +
> + clk_data = devm_kzalloc(dev, sizeof(*clk_data) +
> + sizeof(*clk_data->hws) * CLK_NUM,
> + GFP_KERNEL);
> + if (!clk_data)
> + return -ENOMEM;
> + tcon_top->clk_data = clk_data;
> +
> + spin_lock_init(&tcon_top->reg_lock);
> +
> + tcon_top->rst = devm_reset_control_get(dev, NULL);
> + if (IS_ERR(tcon_top->rst)) {
> + dev_err(dev, "Couldn't get our reset line\n");
> + return PTR_ERR(tcon_top->rst);
> + }
> +
> + tcon_top->bus = devm_clk_get(dev, "bus");
> + if (IS_ERR(tcon_top->bus)) {
> + dev_err(dev, "Couldn't get the bus clock\n");
> + return PTR_ERR(tcon_top->bus);
> + }
> +
> + dsi = devm_clk_get(dev, "dsi");
> + if (IS_ERR(dsi)) {
> + dev_err(dev, "Couldn't get the dsi clock\n");
> + return PTR_ERR(dsi);
> + }
> +
> + tcon_tv0 = devm_clk_get(dev, "tcon-tv0");
> + if (IS_ERR(tcon_tv0)) {
> + dev_err(dev, "Couldn't get the tcon-tv0 clock\n");
> + return PTR_ERR(tcon_tv0);
> + }
> +
> + tcon_tv1 = devm_clk_get(dev, "tcon-tv1");
> + if (IS_ERR(tcon_tv1)) {
> + dev_err(dev, "Couldn't get the tcon-tv1 clock\n");
> + return PTR_ERR(tcon_tv1);
> + }
> +
> + tve0 = devm_clk_get(dev, "tve0");
> + if (IS_ERR(tve0)) {
> + dev_err(dev, "Couldn't get the tve0 clock\n");
> + return PTR_ERR(tve0);
> + }
> +
> + tve1 = devm_clk_get(dev, "tve1");
> + if (IS_ERR(tve1)) {
> + dev_err(dev, "Couldn't get the tve1 clock\n");
> + return PTR_ERR(tve1);
> + }
So you don't actually have to hold references to the parent clocks.
ChenYu
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> + regs = devm_ioremap_resource(dev, res);
> + if (IS_ERR(regs))
> + return PTR_ERR(regs);
> +
> + ret = reset_control_deassert(tcon_top->rst);
> + if (ret) {
> + dev_err(dev, "Could not deassert ctrl reset control\n");
> + return ret;
> + }
> +
> + ret = clk_prepare_enable(tcon_top->bus);
> + if (ret) {
> + dev_err(dev, "Could not enable bus clock\n");
> + goto err_assert_reset;
> + }
> +
> + val = 0;
> +
> + /* check if HDMI mux output is connected */
> + if (sun8i_tcon_top_get_connected_ep_id(dev->of_node, 5) >= 0) {
> + /* find HDMI input endpoint id, if it is connected at all*/
> + id = sun8i_tcon_top_get_connected_ep_id(dev->of_node, 4);
> + if (id >= 0)
> + val = FIELD_PREP(TCON_TOP_HDMI_SRC_MSK, id + 1);
> + else
> + DRM_DEBUG_DRIVER("TCON TOP HDMI input is not connected\n");
> + } else {
> + DRM_DEBUG_DRIVER("TCON TOP HDMI output is not connected\n");
> + }
> +
> + writel(val, regs + TCON_TOP_GATE_SRC_REG);
> +
> + val = 0;
> +
> + /* process mixer0 mux output */
> + id = sun8i_tcon_top_get_connected_ep_id(dev->of_node, 1);
> + if (id >= 0) {
> + val = FIELD_PREP(TCON_TOP_PORT_DE0_MSK, id);
> + } else {
> + DRM_DEBUG_DRIVER("TCON TOP mixer0 output is not connected\n");
> + mixer0_unused = true;
> + }
> +
> + /* process mixer1 mux output */
> + id = sun8i_tcon_top_get_connected_ep_id(dev->of_node, 3);
> + if (id >= 0) {
> + val |= FIELD_PREP(TCON_TOP_PORT_DE1_MSK, id);
> +
> + /*
> + * mixer0 mux has priority over mixer1 mux. We have to
> + * make sure mixer0 doesn't overtake TCON from mixer1.
> + */
> + if (mixer0_unused && id == 0)
> + val |= FIELD_PREP(TCON_TOP_PORT_DE0_MSK, 1);
> + } else {
> + DRM_DEBUG_DRIVER("TCON TOP mixer1 output is not connected\n");
> + }
> +
> + writel(val, regs + TCON_TOP_PORT_SEL_REG);
> +
> + /*
> + * TCON TOP has two muxes, which select parent clock for each TCON TV
> + * channel clock. Parent could be either TCON TV or TVE clock. For now
> + * we leave this fixed to TCON TV, since TVE driver for R40 is not yet
> + * implemented. Once it is, graph needs to be traversed to determine
> + * if TVE is active on each TCON TV. If it is, mux should be switched
> + * to TVE clock parent.
> + */
> + clk_data->hws[CLK_TCON_TOP_TV0] =
> + sun8i_tcon_top_register_gate(dev, tcon_tv0, regs,
> + &tcon_top->reg_lock,
> + TCON_TOP_TCON_TV0_GATE, 0);
> +
> + clk_data->hws[CLK_TCON_TOP_TV1] =
> + sun8i_tcon_top_register_gate(dev, tcon_tv1, regs,
> + &tcon_top->reg_lock,
> + TCON_TOP_TCON_TV1_GATE, 1);
> +
> + clk_data->hws[CLK_TCON_TOP_DSI] =
> + sun8i_tcon_top_register_gate(dev, dsi, regs,
> + &tcon_top->reg_lock,
> + TCON_TOP_TCON_DSI_GATE, 2);
> +
> + for (i = 0; i < CLK_NUM; i++)
> + if (IS_ERR(clk_data->hws[i])) {
> + ret = PTR_ERR(clk_data->hws[i]);
> + goto err_unregister_gates;
> + }
> +
> + clk_data->num = CLK_NUM;
> +
> + ret = of_clk_add_hw_provider(dev->of_node, of_clk_hw_onecell_get,
> + clk_data);
> + if (ret)
> + goto err_unregister_gates;
> +
> + dev_set_drvdata(dev, tcon_top);
> +
> + return 0;
> +
> +err_unregister_gates:
> + for (i = 0; i < CLK_NUM; i++)
> + if (clk_data->hws[i])
> + clk_hw_unregister_gate(clk_data->hws[i]);
> + clk_disable_unprepare(tcon_top->bus);
> +err_assert_reset:
> + reset_control_assert(tcon_top->rst);
> +
> + return ret;
> +}
> +
> +static void sun8i_tcon_top_unbind(struct device *dev, struct device *master,
> + void *data)
> +{
> + struct sun8i_tcon_top *tcon_top = dev_get_drvdata(dev);
> + struct clk_hw_onecell_data *clk_data = tcon_top->clk_data;
> + int i;
> +
> + of_clk_del_provider(dev->of_node);
> + for (i = 0; i < CLK_NUM; i++)
> + clk_hw_unregister_gate(clk_data->hws[i]);
> +
> + clk_disable_unprepare(tcon_top->bus);
> + reset_control_assert(tcon_top->rst);
> +}
> +
> +static const struct component_ops sun8i_tcon_top_ops = {
> + .bind = sun8i_tcon_top_bind,
> + .unbind = sun8i_tcon_top_unbind,
> +};
> +
> +static int sun8i_tcon_top_probe(struct platform_device *pdev)
> +{
> + return component_add(&pdev->dev, &sun8i_tcon_top_ops);
> +}
> +
> +static int sun8i_tcon_top_remove(struct platform_device *pdev)
> +{
> + component_del(&pdev->dev, &sun8i_tcon_top_ops);
> +
> + return 0;
> +}
> +
> +/* sun4i_drv uses this list to check if a device node is a TCON TOP */
> +const struct of_device_id sun8i_tcon_top_of_table[] = {
> + { .compatible = "allwinner,sun8i-r40-tcon-top" },
> + { /* sentinel */ }
> +};
> +MODULE_DEVICE_TABLE(of, sun8i_tcon_top_of_table);
> +EXPORT_SYMBOL(sun8i_tcon_top_of_table);
> +
> +static struct platform_driver sun8i_tcon_top_platform_driver = {
> + .probe = sun8i_tcon_top_probe,
> + .remove = sun8i_tcon_top_remove,
> + .driver = {
> + .name = "sun8i-tcon-top",
> + .of_match_table = sun8i_tcon_top_of_table,
> + },
> +};
> +module_platform_driver(sun8i_tcon_top_platform_driver);
> +
> +MODULE_AUTHOR("Jernej Skrabec <jernej.skrabec@siol.net>");
> +MODULE_DESCRIPTION("Allwinner R40 TCON TOP driver");
> +MODULE_LICENSE("GPL");
> diff --git a/drivers/gpu/drm/sun4i/sun8i_tcon_top.h b/drivers/gpu/drm/sun4i/sun8i_tcon_top.h
> new file mode 100644
> index 000000000000..39838bbfeaee
> --- /dev/null
> +++ b/drivers/gpu/drm/sun4i/sun8i_tcon_top.h
> @@ -0,0 +1,40 @@
> +/* SPDX-License-Identifier: GPL-2.0+ */
> +/* Copyright (c) 2018 Jernej Skrabec <jernej.skrabec@siol.net> */
> +
> +#ifndef _SUN8I_TCON_TOP_H_
> +#define _SUN8I_TCON_TOP_H_
> +
> +#include <linux/clk.h>
> +#include <linux/clk-provider.h>
> +#include <linux/reset.h>
> +#include <linux/spinlock.h>
> +
> +#define TCON_TOP_TCON_TV_SETUP_REG 0x00
> +
> +#define TCON_TOP_PORT_SEL_REG 0x1C
> +#define TCON_TOP_PORT_DE0_MSK GENMASK(1, 0)
> +#define TCON_TOP_PORT_DE1_MSK GENMASK(5, 4)
> +
> +#define TCON_TOP_GATE_SRC_REG 0x20
> +#define TCON_TOP_HDMI_SRC_MSK GENMASK(29, 28)
> +#define TCON_TOP_TCON_TV1_GATE 24
> +#define TCON_TOP_TCON_TV0_GATE 20
> +#define TCON_TOP_TCON_DSI_GATE 16
> +
> +#define CLK_NUM 3
> +
> +struct sun8i_tcon_top {
> + struct clk *bus;
> + struct clk_hw_onecell_data *clk_data;
> + struct reset_control *rst;
> +
> + /*
> + * spinlock is used to synchronize access to same
> + * register where multiple clock gates can be set.
> + */
> + spinlock_t reg_lock;
> +};
> +
> +extern const struct of_device_id sun8i_tcon_top_of_table[];
> +
> +#endif /* _SUN8I_TCON_TOP_H_ */
> --
> 2.18.0
>
next prev parent reply other threads:[~2018-06-28 1:47 UTC|newest]
Thread overview: 87+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-06-25 12:02 [PATCH v3 00/24] Add support for R40 HDMI pipeline Jernej Skrabec
2018-06-25 12:02 ` [PATCH v3 01/24] clk: sunxi-ng: r40: Add minimal rate for video PLLs Jernej Skrabec
2018-06-25 12:02 ` [PATCH v3 02/24] clk: sunxi-ng: r40: Allow setting parent rate to display related clocks Jernej Skrabec
2018-06-25 12:02 ` [PATCH v3 03/24] clk: sunxi-ng: r40: Export video PLLs Jernej Skrabec
2018-06-25 12:30 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 04/24] dt-bindings: display: sunxi-drm: Add TCON TOP description Jernej Skrabec
2018-06-25 17:33 ` Rob Herring
2018-06-25 12:02 ` [PATCH v3 05/24] drm/sun4i: Add TCON TOP driver Jernej Skrabec
2018-06-28 1:47 ` Chen-Yu Tsai [this message]
2018-06-29 19:09 ` Jernej Škrabec
2018-06-30 1:13 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 06/24] drm/sun4i: Fix releasing node when enumerating enpoints Jernej Skrabec
2018-06-28 1:53 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-29 19:15 ` Jernej Škrabec
2018-06-30 1:09 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 07/24] drm/sun4i: Split out code for enumerating endpoints in output port Jernej Skrabec
2018-06-28 1:57 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 08/24] drm/sun4i: Add support for traversing graph with TCON TOP Jernej Skrabec
2018-06-28 1:57 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 09/24] drm/sun4i: Don't skip TCONs if they don't have channel 0 Jernej Skrabec
2018-06-28 1:51 ` Chen-Yu Tsai
2018-06-28 4:45 ` Jernej Škrabec
2018-06-28 6:24 ` [linux-sunxi] " Chen-Yu Tsai
2018-07-01 8:27 ` Jernej Škrabec
2018-07-01 15:11 ` Chen-Yu Tsai
2018-07-05 7:03 ` Maxime Ripard
2018-07-05 20:03 ` Jernej Škrabec
2018-07-09 8:59 ` Maxime Ripard
2018-06-25 12:02 ` [PATCH v3 10/24] drm/sun4i: tcon: Generalize engine search algorithm Jernej Skrabec
2018-06-28 2:06 ` Chen-Yu Tsai
2018-06-28 4:48 ` Jernej Škrabec
2018-06-28 18:25 ` Maxime Ripard
2018-06-29 19:06 ` Jernej Škrabec
2018-07-01 19:09 ` [linux-sunxi] " Jernej Škrabec
2018-07-02 8:56 ` Maxime Ripard
2018-06-25 12:02 ` [PATCH v3 11/24] drm/sun4i: Don't check for LVDS and RGB when TCON has only ch1 Jernej Skrabec
2018-06-28 2:08 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 12/24] drm/sun4i: Don't check for panel or bridge on TV TCONs Jernej Skrabec
2018-06-28 2:17 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 13/24] dt-bindings: display: sun4i-drm: Add R40 mixer compatibles Jernej Skrabec
2018-06-28 2:17 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 14/24] drm/sun4i: Add support for R40 mixers Jernej Skrabec
2018-06-28 2:18 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 15/24] dt-bindings: display: sun4i-drm: Add description of A64 HDMI PHY Jernej Skrabec
2018-06-28 2:19 ` Chen-Yu Tsai
2018-06-28 4:51 ` Jernej Škrabec
2018-06-28 7:00 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-29 19:32 ` Jernej Škrabec
2018-07-04 4:05 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 16/24] drm/sun4i: Enable DW HDMI PHY clock Jernej Skrabec
2018-06-28 2:22 ` Chen-Yu Tsai
2018-06-28 4:52 ` Jernej Škrabec
2018-06-29 19:19 ` Jernej Škrabec
2018-06-30 1:11 ` Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 17/24] drm/sun4i: Don't change clock bits in DW HDMI PHY driver Jernej Skrabec
2018-06-28 2:24 ` Chen-Yu Tsai
2018-06-29 19:23 ` Jernej Škrabec
2018-06-25 12:02 ` [PATCH v3 18/24] drm/sun4i: DW HDMI PHY: Add support for second PLL Jernej Skrabec
2018-06-28 2:25 ` Chen-Yu Tsai
2018-06-28 4:56 ` Jernej Škrabec
2018-06-28 6:59 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-25 12:02 ` [PATCH v3 19/24] drm/sun4i: Add support for second clock parent to DW HDMI PHY clk driver Jernej Skrabec
2018-06-28 2:30 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-25 12:03 ` [PATCH v3 20/24] drm/sun4i: Add support for A64 HDMI PHY Jernej Skrabec
2018-06-28 2:30 ` Chen-Yu Tsai
2018-06-25 12:03 ` [PATCH v3 21/24] drm: of: Export drm_crtc_port_mask() Jernej Skrabec
2018-06-28 2:32 ` Chen-Yu Tsai
2018-06-25 12:03 ` [PATCH v3 22/24] drm/sun4i: DW HDMI: Expand algorithm for possible crtcs Jernej Skrabec
2018-06-28 2:42 ` Chen-Yu Tsai
2018-06-25 12:03 ` [PATCH v3 23/24] ARM: dts: sun8i: r40: Add HDMI pipeline Jernej Skrabec
2018-06-28 2:50 ` Chen-Yu Tsai
2018-06-28 5:15 ` Jernej Škrabec
2018-06-28 6:51 ` [linux-sunxi] " Chen-Yu Tsai
2018-07-01 10:41 ` Jernej Škrabec
2018-07-01 13:52 ` Chen-Yu Tsai
2018-07-01 15:13 ` Jernej Škrabec
2018-07-01 15:35 ` Chen-Yu Tsai
2018-07-01 19:25 ` Jernej Škrabec
2018-07-02 21:39 ` Jernej Škrabec
2018-06-25 12:03 ` [PATCH v3 24/24] ARM: dts: sun8i: r40: Enable HDMI output on BananaPi M2 Ultra Jernej Skrabec
2018-06-28 2:51 ` [linux-sunxi] " Chen-Yu Tsai
2018-06-25 12:07 ` [linux-sunxi] [PATCH v3 00/24] Add support for R40 HDMI pipeline Jernej Škrabec
2018-06-25 16:43 ` Maxime Ripard
2018-06-27 18:02 ` Maxime Ripard
2018-06-27 19:50 ` Maxime Ripard
2018-06-27 20:25 ` Jernej Škrabec
2018-06-28 8:41 ` Maxime Ripard
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAGb2v6465Upen-aFiLXDrSPLDGLh+2REjaZ_91W39=E1DffHeA@mail.gmail.com' \
--to=wens@csie.org \
--cc=airlied@linux.ie \
--cc=devicetree@vger.kernel.org \
--cc=dri-devel@lists.freedesktop.org \
--cc=gustavo@padovan.org \
--cc=jernej.skrabec@siol.net \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-sunxi@googlegroups.com \
--cc=maarten.lankhorst@linux.intel.com \
--cc=mark.rutland@arm.com \
--cc=maxime.ripard@bootlin.com \
--cc=robh+dt@kernel.org \
--cc=seanpaul@chromium.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).