linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Chen-Yu Tsai <wens@csie.org>
To: Maxime Ripard <maxime.ripard@free-electrons.com>
Cc: Chen-Yu Tsai <wens@csie.org>,
	Linus Walleij <linus.walleij@linaro.org>,
	linux-arm-kernel <linux-arm-kernel@lists.infradead.org>,
	linux-kernel <linux-kernel@vger.kernel.org>,
	"linux-gpio@vger.kernel.org" <linux-gpio@vger.kernel.org>,
	Mylene Josserand <mylene.josserand@free-electrons.com>,
	Thomas Petazzoni <thomas.petazzoni@free-electrons.com>,
	Alexander Kaplan <alex@nextthing.co>
Subject: Re: [PATCH v2 3/4] ARM: dts: Add NextThing GR8 dtsi
Date: Wed, 14 Sep 2016 10:48:01 +0800	[thread overview]
Message-ID: <CAGb2v67JHTXj=coc=zHJZEJ5vd87h0K+0_Ps6_z63pgfA7QLHA@mail.gmail.com> (raw)
In-Reply-To: <20160908074155.GH8913@lukather>

On Thu, Sep 8, 2016 at 3:41 PM, Maxime Ripard
<maxime.ripard@free-electrons.com> wrote:
> On Thu, Sep 08, 2016 at 12:32:48AM +0800, Chen-Yu Tsai wrote:
>> On Wed, Sep 7, 2016 at 10:53 PM, Maxime Ripard
>> <maxime.ripard@free-electrons.com> wrote:
>> > From: Mylène Josserand <mylene.josserand@free-electrons.com>
>> >
>> > The GR8 is an SoC made by Nextthing loosely based on the sun5i family.
>> >
>> > Since it's not clear yet what we can factor out and merge with the A10s and
>> > A13 support, let's keep it out of the sun5i.dtsi include tree. We will
>> > figure out what can be shared when things settle down.
>> >
>> > Signed-off-by: Mylène Josserand <mylene.josserand@free-electrons.com>
>> > Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
>> > ---
>> >  arch/arm/boot/dts/ntc-gr8.dtsi | 1080 ++++++++++++++++++++++++++++++++++++++++
>> >  1 file changed, 1080 insertions(+)
>> >  create mode 100644 arch/arm/boot/dts/ntc-gr8.dtsi
>> >
>> > diff --git a/arch/arm/boot/dts/ntc-gr8.dtsi b/arch/arm/boot/dts/ntc-gr8.dtsi
>> > new file mode 100644
>> > index 000000000000..d21cfa3f3c14
>> > --- /dev/null
>> > +++ b/arch/arm/boot/dts/ntc-gr8.dtsi
>> > @@ -0,0 +1,1080 @@
>>
>> [...]
>>
>> > +               pll3x2: pll3x2_clk {
>> > +                       compatible = "fixed-factor-clock";
>>
>> I think you want "allwinner,sun4i-a10-pll3-2x-clk"?
>
> Indeed.
>
>> > +               tcon_ch1_clk: clk@01c2012c {
>> > +                       #clock-cells = <0>;
>> > +                       compatible = "allwinner,sun4i-a10-tcon-ch1-clk";
>> > +                       reg = <0x01c2012c 0x4>;
>> > +                       clocks = <&pll3>, <&pll7>, <&pll3x2>, <&pll7x2>;
>> > +                       clock-output-names = "tcon-ch1-sclk";
>> > +               };
>>
>> Nit: Is there a ve_clk we could add?
>
> I don't know. No one uses it, and the next item on my todo list is to
> move the sun5i SoCs to sunxi-ng, so it seems a bit useless to add that
> one.

Makes sense. Thanks!

ChenYu

>
>>
>> [...]
>>
>> > +               pio: pinctrl@01c20800 {
>> > +                       compatible = "nextthing,gr8-pinctrl";
>> > +                       reg = <0x01c20800 0x400>;
>> > +                       interrupts = <28>;
>> > +                       clocks = <&apb0_gates 5>;
>> > +                       gpio-controller;
>> > +                       interrupt-controller;
>> > +                       #interrupt-cells = <3>;
>> > +                       #gpio-cells = <3>;
>> > +
>> > +                       i2c0_pins_a: i2c0@0 {
>> > +                               allwinner,pins = "PB0", "PB1";
>> > +                               allwinner,function = "i2c0";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       i2c1_pins_a: i2c1@0 {
>> > +                               allwinner,pins = "PB15", "PB16";
>> > +                               allwinner,function = "i2c1";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       i2c2_pins_a: i2c2@0 {
>> > +                               allwinner,pins = "PB17", "PB18";
>> > +                               allwinner,function = "i2c2";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       i2s0_pins_a: i2s0@0 {
>> > +                               allwinner,pins = "PB5", "PB6", "PB7", "PB8", "PB9";
>> > +                               allwinner,function = "i2s0";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>>
>> You may want to split out the MCLK pin. Some codecs don't need it, and the
>> pin can be allocated for other uses.
>
> ACK.
>
>>
>> > +
>> > +                       ir0_rx_pins_a: ir0@0 {
>> > +                               allwinner,pins = "PB4";
>> > +                               allwinner,function = "ir0";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       lcd_rgb666_pins: lcd_rgb666@0 {
>> > +                               allwinner,pins = "PD2", "PD3", "PD4", "PD5", "PD6", "PD7",
>> > +                                                "PD10", "PD11", "PD12", "PD13", "PD14", "PD15",
>> > +                                                "PD18", "PD19", "PD20", "PD21", "PD22", "PD23",
>> > +                                                "PD24", "PD25", "PD26", "PD27";
>> > +                               allwinner,function = "lcd0";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_10_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       mmc0_pins_a: mmc0@0 {
>> > +                               allwinner,pins = "PF0", "PF1", "PF2", "PF3",
>> > +                                                "PF4", "PF5";
>> > +                               allwinner,function = "mmc0";
>> > +                               allwinner,drive = <SUN4I_PINCTRL_30_MA>;
>> > +                               allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
>> > +                       };
>> > +
>> > +                       nand_pins_a: nand_base0@0 {
>> > +                               allwinner,pins = "PC0", "PC1", "PC2",
>> > +                                               "PC5", "PC8", "PC9", "PC10",
>> > +                                               "PC11", "PC12", "PC13", "PC14",
>> > +                                               "PC15";
>> > +                               allwinner,function = "nand0";
>> > +                               allwinner,drive = <0>;
>> > +                               allwinner,pull = <0>;
>>
>> Macros for the nand pins?
>
> Indeed.
>
> Thanks!
> Maxime
>
> --
> Maxime Ripard, Free Electrons
> Embedded Linux and Kernel engineering
> http://free-electrons.com

  reply	other threads:[~2016-09-14  2:48 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2016-09-07 14:53 [PATCH v2 0/4] Introduce NextThing GR8 support Maxime Ripard
2016-09-07 14:53 ` [PATCH v2 1/4] pinctrl: sunxi: Add GR8 controller support Maxime Ripard
2016-09-07 19:17   ` Linus Walleij
2016-09-07 19:27     ` Maxime Ripard
2016-09-07 14:53 ` [PATCH v2 2/4] ARM: sunxi: Support the Nextthing GR8 Maxime Ripard
2016-09-07 14:53 ` [PATCH v2 3/4] ARM: dts: Add NextThing GR8 dtsi Maxime Ripard
2016-09-07 16:32   ` Chen-Yu Tsai
2016-09-08  7:41     ` Maxime Ripard
2016-09-14  2:48       ` Chen-Yu Tsai [this message]
2016-09-07 19:37   ` Linus Walleij
2016-09-08  4:46     ` Chen-Yu Tsai
2016-09-08  7:37       ` Maxime Ripard
2016-09-12 12:40         ` Linus Walleij
2016-09-12 12:47           ` Laurent Pinchart
2016-09-13  9:09             ` Linus Walleij
2016-09-14  2:56           ` Chen-Yu Tsai
2016-09-07 14:54 ` [PATCH v2 4/4] ARM: dts: gr8: Add support for the GR8 evaluation board Maxime Ripard
2016-09-07 15:23   ` Chen-Yu Tsai
2016-09-08  7:40     ` Maxime Ripard

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to='CAGb2v67JHTXj=coc=zHJZEJ5vd87h0K+0_Ps6_z63pgfA7QLHA@mail.gmail.com' \
    --to=wens@csie.org \
    --cc=alex@nextthing.co \
    --cc=linus.walleij@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-gpio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=maxime.ripard@free-electrons.com \
    --cc=mylene.josserand@free-electrons.com \
    --cc=thomas.petazzoni@free-electrons.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).