From: Arnd Bergmann <arnd@arndb.de>
To: Niklas Cassel <niklas.cassel@axis.com>
Cc: arm-soc <arm@kernel.org>,
linux-arm-kernel@axis.com, DTML <devicetree@vger.kernel.org>,
Niklas Cassel <niklass@axis.com>,
Linux ARM <linux-arm-kernel@lists.infradead.org>,
Linux Kernel Mailing List <linux-kernel@vger.kernel.org>
Subject: Re: [PATCH v2 0/8] ARTPEC-6 ARM SoC device tree updates
Date: Tue, 6 Mar 2018 17:45:30 +0100 [thread overview]
Message-ID: <CAK8P3a0ykwsO40w49TL9xgVKv3wrvx7KXz1o6XD5+qXQ6n8YUA@mail.gmail.com> (raw)
In-Reply-To: <20180221090000.18091-1-niklas.cassel@axis.com>
On Wed, Feb 21, 2018 at 9:59 AM, Niklas Cassel <niklas.cassel@axis.com> wrote:
> Hello,
>
> Here comes some ARTPEC-6 ARM SoC device tree updates.
>
> Niklas Cassel (8):
> ARM: dts: artpec: disable Accelerator Coherency Port
> ARM: dts: artpec: use 1 GiB RAM
> ARM: dts: artpec: remove 0x prefix from clkctrl unit address
> ARM: dts: artpec: migrate ethernet to stmmac binding
> ARM: dts: artpec: add and utilize artpec6 pin controller
> ARM: dts: artpec: add and utilize nbpfaxi DMA controllers
> ARM: dts: artpec: add disabled node for PCIe endpoint mode
> ARM: dts: artpec: add node for hardware crypto accelerator
For a series eight patches, a pull request would save me some work, but
I applied it anyway.
Are you sure that the first three patches shouldn't be applied to stable
backports?
Arnd
next prev parent reply other threads:[~2018-03-06 16:45 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-02-21 8:59 [PATCH v2 0/8] ARTPEC-6 ARM SoC device tree updates Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 1/8] ARM: dts: artpec: disable Accelerator Coherency Port Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 2/8] ARM: dts: artpec: use 1 GiB RAM Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 3/8] ARM: dts: artpec: remove 0x prefix from clkctrl unit address Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 4/8] ARM: dts: artpec: migrate ethernet to stmmac binding Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 5/8] ARM: dts: artpec: add and utilize artpec6 pin controller Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 6/8] ARM: dts: artpec: add and utilize nbpfaxi DMA controllers Niklas Cassel
2018-02-21 8:59 ` [PATCH v2 7/8] ARM: dts: artpec: add disabled node for PCIe endpoint mode Niklas Cassel
2018-02-21 9:00 ` [PATCH v2 8/8] ARM: dts: artpec: add node for hardware crypto accelerator Niklas Cassel
2018-03-06 16:45 ` Arnd Bergmann [this message]
2018-03-07 14:40 ` [PATCH v2 0/8] ARTPEC-6 ARM SoC device tree updates Niklas Cassel
2018-03-07 14:48 ` Arnd Bergmann
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAK8P3a0ykwsO40w49TL9xgVKv3wrvx7KXz1o6XD5+qXQ6n8YUA@mail.gmail.com \
--to=arnd@arndb.de \
--cc=arm@kernel.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-kernel@axis.com \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=niklas.cassel@axis.com \
--cc=niklass@axis.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).