From: Rob Herring <robh@kernel.org>
To: Sudeep Holla <sudeep.holla@arm.com>
Cc: "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
devicetree@vger.kernel.org,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>,
Hector Yuan <hector.yuan@mediatek.com>,
Viresh Kumar <viresh.kumar@linaro.org>,
Bjorn Andersson <bjorn.andersson@linaro.org>
Subject: Re: [PATCH v2] dt-bindings: dvfs: Add support for generic performance domains
Date: Tue, 30 Mar 2021 08:32:38 -0500 [thread overview]
Message-ID: <CAL_Jsq+ODJ7o0h-v0cdxxPKwe_O3dwsM=HteL7RV7pbf6gSyXA@mail.gmail.com> (raw)
In-Reply-To: <20201118212009.GB1827746@bogus>
On Wed, Nov 18, 2020 at 3:20 PM Rob Herring <robh@kernel.org> wrote:
>
> On Mon, Nov 16, 2020 at 06:13:56PM +0000, Sudeep Holla wrote:
> > The CLKSCREW attack [0] exposed security vulnerabilities in energy management
> > implementations where untrusted software had direct access to clock and
> > voltage hardware controls. In this attack, the malicious software was able to
> > place the platform into unsafe overclocked or undervolted configurations. Such
> > configurations then enabled the injection of predictable faults to reveal
> > secrets.
> >
> > Many Arm-based systems used to or still use voltage regulator and clock
> > frameworks in the kernel. These frameworks allow callers to independently
> > manipulate frequency and voltage settings. Such implementations can render
> > systems susceptible to this form of attack.
> >
> > Attacks such as CLKSCREW are now being mitigated by not having direct and
> > independent control of clock and voltage in the kernel and moving that
> > control to a trusted entity, such as the SCP firmware or secure world
> > firmware/software which are to perform sanity checking on the requested
> > performance levels, thereby preventing any attempted malicious programming.
> >
> > With the advent of such an abstraction, there is a need to replace the
> > generic clock and regulator bindings used by such devices with a generic
> > performance domains bindings.
> >
> > [0] https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/tang
> >
> > Cc: Rob Herring <robh+dt@kernel.org>
> > Signed-off-by: Sudeep Holla <sudeep.holla@arm.com>
> > ---
> > .../bindings/dvfs/performance-domain.yaml | 76 +++++++++++++++++++
> > 1 file changed, 76 insertions(+)
> > create mode 100644 Documentation/devicetree/bindings/dvfs/performance-domain.yaml
> >
> > v1[1]->v2:
> > - Changed to Dual License
> > - Added select: true, enum for #performance-domain-cells and
> > $ref for performance-domain
> > - Changed the example to use real existing compatibles instead
> > of made-up ones
> >
> > [1] https://lore.kernel.org/lkml/20201105173539.1426301-1-sudeep.holla@arm.com
> >
> > diff --git a/Documentation/devicetree/bindings/dvfs/performance-domain.yaml b/Documentation/devicetree/bindings/dvfs/performance-domain.yaml
> > new file mode 100644
> > index 000000000000..29fb589a5192
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/dvfs/performance-domain.yaml
> > @@ -0,0 +1,76 @@
> > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/dvfs/performance-domain.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: Generic performance domains
> > +
> > +maintainers:
> > + - Sudeep Holla <sudeep.holla@arm.com>
> > +
> > +description: |+
> > + This binding is intended for performance management of groups of devices or
> > + CPUs that run in the same performance domain. Performance domains must not
> > + be confused with power domains. A performance domain is defined by a set
> > + of devices that always have to run at the same performance level. For a given
> > + performance domain, there is a single point of control that affects all the
> > + devices in the domain, making it impossible to set the performance level of
> > + an individual device in the domain independently from other devices in
> > + that domain. For example, a set of CPUs that share a voltage domain, and
> > + have a common frequency control, is said to be in the same performance
> > + domain.
> > +
> > + This device tree binding can be used to bind performance domain consumer
> > + devices with their performance domains provided by performance domain
> > + providers. A performance domain provider can be represented by any node in
> > + the device tree and can provide one or more performance domains. A consumer
> > + node can refer to the provider by a phandle and a set of phandle arguments
> > + (so called performance domain specifiers) of length specified by the
> > + \#performance-domain-cells property in the performance domain provider node.
> > +
> > +select: true
>
> So apply to every node and...
>
> > +
> > +properties:
> > + "#performance-domain-cells":
> > + description:
> > + Number of cells in a performance domain specifier. Typically 0 for nodes
> > + representing a single performance domain and 1 for nodes providing
> > + multiple performance domains (e.g. performance controllers), but can be
> > + any value as specified by device tree binding documentation of particular
> > + provider.
> > + enum: [ 0, 1 ]
> > +
> > + performance-domains:
> > + $ref: '/schemas/types.yaml#/definitions/phandle-array'
> > + description:
> > + A phandle and performance domain specifier as defined by bindings of the
> > + performance controller/provider specified by phandle.
> > +
> > +required:
> > + - "#performance-domain-cells"
>
> Every node must have this!
>
> It can only be required in actual users.
If I wasn't clear, you need to drop 'required' as 'select: true' means
apply the schema to every node.
Rob
prev parent reply other threads:[~2021-03-30 13:33 UTC|newest]
Thread overview: 6+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-11-16 18:13 [PATCH v2] dt-bindings: dvfs: Add support for generic performance domains Sudeep Holla
2020-11-17 4:49 ` Viresh Kumar
2020-11-18 21:17 ` Rob Herring
2020-11-18 21:20 ` Rob Herring
2020-11-19 15:21 ` Sudeep Holla
2021-03-30 13:32 ` Rob Herring [this message]
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to='CAL_Jsq+ODJ7o0h-v0cdxxPKwe_O3dwsM=HteL7RV7pbf6gSyXA@mail.gmail.com' \
--to=robh@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=hector.yuan@mediatek.com \
--cc=linux-kernel@vger.kernel.org \
--cc=manivannan.sadhasivam@linaro.org \
--cc=sudeep.holla@arm.com \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).