From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-15.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER, INCLUDES_PATCH,MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id B54B9C433ED for ; Sun, 18 Apr 2021 18:40:01 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 84E35610CB for ; Sun, 18 Apr 2021 18:40:01 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232310AbhDRSk2 (ORCPT ); Sun, 18 Apr 2021 14:40:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41714 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229488AbhDRSk0 (ORCPT ); Sun, 18 Apr 2021 14:40:26 -0400 Received: from mail-lf1-x131.google.com (mail-lf1-x131.google.com [IPv6:2a00:1450:4864:20::131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 54ADAC061760 for ; Sun, 18 Apr 2021 11:39:56 -0700 (PDT) Received: by mail-lf1-x131.google.com with SMTP id y4so12363648lfl.10 for ; Sun, 18 Apr 2021 11:39:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=konsulko.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=Rp4QCRrKx48+8TMQbV9xwl2VkypWFvykzim9qM5my0U=; b=BmIJGY/BmI/E5HBXQVM2b9kWh2u9lovuNkYJy0/mKjR2OY/Hwc0M8xJIu+DiSGkEnG J/qR7r6nusZ3BQ0qzP/SBxI3KVk2jMVn+zCcu/yfrsieTu8kown0n2rxX18Uze4e8+ta Hrs3V5cWJlXyxlbpipnfaghYqyTRrzYOY0gHM= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=Rp4QCRrKx48+8TMQbV9xwl2VkypWFvykzim9qM5my0U=; b=XuQbgjnj8V7DNTkCKW29+C16Q/7/MiyYeGOMJzcbY/RJXYQP8yOPzo93jheJdxDT8p Rd4VK8bJFVhsmzVUjDsrNQk273WczWpLIV/MD/mExUu6+r9F/ZQLJ1vesovRtUzb8H/M EBS5pC8ZIrcx0RQd+EFBzXeMLmmuDIaPLVPI1O2H9TEpV+IUorEyQgRdZPFdjykOd+PC b6vmbYgRgfef6tTbKN6DZEQ94Fi2vD3C5OGTwPttvGnOFa8REF0gKXhRxwpXdHUTqH2x SDezGM7evH4FyCZUm/H4lJoDTjQBocgTabA2HYDB18EwZiaI3cK5lxpYarlaHbr2AxLK z9IQ== X-Gm-Message-State: AOAM530PuyoMCF1bsQSssVq19xM/4SrC3uRB0rTK1v0pqFYAXeioEMMB dE+os27Xo7NZMvVY0uxlhShGIngkMTM3DwWKM/v2Lw== X-Google-Smtp-Source: ABdhPJyrFOSVHy/IwMUSKgvhvHKKtX+JwNLhMcGPS5ycnOhaDiWmX5yUj2C9vHYIh3CK1j356UDfQ2OHR1ejK29+JaU= X-Received: by 2002:ac2:5335:: with SMTP id f21mr1844285lfh.288.1618771194595; Sun, 18 Apr 2021 11:39:54 -0700 (PDT) MIME-Version: 1.0 References: <20210303200253.1827553-1-atish.patra@wdc.com> <20210303200253.1827553-4-atish.patra@wdc.com> <7eb2b954-6b0a-b143-9107-57f4dd90d0cf@ghiti.fr> In-Reply-To: From: Vitaly Wool Date: Sun, 18 Apr 2021 20:39:43 +0200 Message-ID: Subject: Re: [PATCH v4 3/5] RISC-V: Initial DTS for Microchip ICICLE board To: Atish Patra Cc: Alex Ghiti , Atish Patra , LKML , Albert Ou , Alistair Francis , Anup Patel , =?UTF-8?B?QmrDtnJuIFTDtnBlbA==?= , devicetree , linux-riscv , Palmer Dabbelt , Paul Walmsley , Rob Herring , Conor.Dooley@microchip.com, Daire McNamara , Ivan.Griffin@microchip.com, Lewis.Hanly@microchip.com Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Atish, On Sun, Apr 18, 2021 at 5:37 AM Atish Patra wrote: > > On Mon, Mar 29, 2021 at 10:04 AM Vitaly Wool w= rote: > > > > On Sat, Mar 27, 2021 at 6:24 PM Alex Ghiti wrote: > > > > > > Hi Atish, > > > > > > Le 3/3/21 =C3=A0 3:02 PM, Atish Patra a =C3=A9crit : > > > > Add initial DTS for Microchip ICICLE board having only > > > > essential devices (clocks, sdhci, ethernet, serial, etc). > > > > The device tree is based on the U-Boot patch. > > > > > > > > https://patchwork.ozlabs.org/project/uboot/patch/20201110103414.101= 42-6-padmarao.begari@microchip.com/ > > > > > > > > Signed-off-by: Atish Patra > > > > --- > > > > arch/riscv/boot/dts/Makefile | 1 + > > > > arch/riscv/boot/dts/microchip/Makefile | 2 + > > > > .../microchip/microchip-mpfs-icicle-kit.dts | 72 ++++ > > > > .../boot/dts/microchip/microchip-mpfs.dtsi | 329 +++++++++++++= +++++ > > > > 4 files changed, 404 insertions(+) > > > > create mode 100644 arch/riscv/boot/dts/microchip/Makefile > > > > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs-i= cicle-kit.dts > > > > create mode 100644 arch/riscv/boot/dts/microchip/microchip-mpfs.d= tsi > > > > > > > > diff --git a/arch/riscv/boot/dts/Makefile b/arch/riscv/boot/dts/Mak= efile > > > > index 7ffd502e3e7b..fe996b88319e 100644 > > > > --- a/arch/riscv/boot/dts/Makefile > > > > +++ b/arch/riscv/boot/dts/Makefile > > > > @@ -1,5 +1,6 @@ > > > > # SPDX-License-Identifier: GPL-2.0 > > > > subdir-y +=3D sifive > > > > subdir-$(CONFIG_SOC_CANAAN_K210_DTB_BUILTIN) +=3D canaan > > > > +subdir-y +=3D microchip > > > > > > > > obj-$(CONFIG_BUILTIN_DTB) :=3D $(addsuffix /, $(subdir-y)) > > > > diff --git a/arch/riscv/boot/dts/microchip/Makefile b/arch/riscv/bo= ot/dts/microchip/Makefile > > > > new file mode 100644 > > > > index 000000000000..622b12771fd3 > > > > --- /dev/null > > > > +++ b/arch/riscv/boot/dts/microchip/Makefile > > > > @@ -0,0 +1,2 @@ > > > > +# SPDX-License-Identifier: GPL-2.0 > > > > +dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) +=3D microchip-mpfs-icicle-k= it.dtb > > > > > > I'm playing (or trying to...) with XIP_KERNEL and I had to add the > > > following to have the device tree actually builtin the kernel: > > > > > > diff --git a/arch/riscv/boot/dts/microchip/Makefile > > > b/arch/riscv/boot/dts/microchip/Makefile > > > index 622b12771fd3..855c1502d912 100644 > > > --- a/arch/riscv/boot/dts/microchip/Makefile > > > +++ b/arch/riscv/boot/dts/microchip/Makefile > > > @@ -1,2 +1,3 @@ > > > # SPDX-License-Identifier: GPL-2.0 > > > dtb-$(CONFIG_SOC_MICROCHIP_POLARFIRE) +=3D microchip-mpfs-icicle-ki= t.dtb > > > +obj-$(CONFIG_BUILTIN_DTB) +=3D $(addsuffix .o, $(dtb-y)) > > > > > > Alex > > > > Yes, I believe this is necessary for BUILTIN_DTB to work on Polarfire, > > regardless of whether the kernel is XIP or not. > > > > But there is no usecase for BUILTIN_DTB for polarfire except XIP kernel. > The bootloaders for polarfire is capable of providing a DTB to kernel. I have hard time seeing an industrial application with a bootloader mounting a vfat partition to load a device tree file. So there has to be a less obscure and less time consuming alternative. And if the mainline kernel doesn't provide it (e. g. in the form of support for BUILTIN_DTB) it opens up for error prone custom solutions from various vendors. Is that really what we want? Best regards, Vitaly > If XIP kernel is enabled, the following line in > arch/riscv/boot/dts/Makefile should take care of things > > > > Best regards, > > Vitaly > > > > > > diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-ki= t.dts b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > > > > new file mode 100644 > > > > index 000000000000..ec79944065c9 > > > > --- /dev/null > > > > +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs-icicle-kit.dts > > > > @@ -0,0 +1,72 @@ > > > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > > > +/* Copyright (c) 2020 Microchip Technology Inc */ > > > > + > > > > +/dts-v1/; > > > > + > > > > +#include "microchip-mpfs.dtsi" > > > > + > > > > +/* Clock frequency (in Hz) of the rtcclk */ > > > > +#define RTCCLK_FREQ 1000000 > > > > + > > > > +/ { > > > > + #address-cells =3D <2>; > > > > + #size-cells =3D <2>; > > > > + model =3D "Microchip PolarFire-SoC Icicle Kit"; > > > > + compatible =3D "microchip,mpfs-icicle-kit"; > > > > + > > > > + chosen { > > > > + stdout-path =3D &serial0; > > > > + }; > > > > + > > > > + cpus { > > > > + timebase-frequency =3D ; > > > > + }; > > > > + > > > > + memory@80000000 { > > > > + device_type =3D "memory"; > > > > + reg =3D <0x0 0x80000000 0x0 0x40000000>; > > > > + clocks =3D <&clkcfg 26>; > > > > + }; > > > > + > > > > + soc { > > > > + }; > > > > +}; > > > > + > > > > +&serial0 { > > > > + status =3D "okay"; > > > > +}; > > > > + > > > > +&serial1 { > > > > + status =3D "okay"; > > > > +}; > > > > + > > > > +&serial2 { > > > > + status =3D "okay"; > > > > +}; > > > > + > > > > +&serial3 { > > > > + status =3D "okay"; > > > > +}; > > > > + > > > > +&sdcard { > > > > + status =3D "okay"; > > > > +}; > > > > + > > > > +&emac0 { > > > > + phy-mode =3D "sgmii"; > > > > + phy-handle =3D <&phy0>; > > > > + phy0: ethernet-phy@8 { > > > > + reg =3D <8>; > > > > + ti,fifo-depth =3D <0x01>; > > > > + }; > > > > +}; > > > > + > > > > +&emac1 { > > > > + status =3D "okay"; > > > > + phy-mode =3D "sgmii"; > > > > + phy-handle =3D <&phy1>; > > > > + phy1: ethernet-phy@9 { > > > > + reg =3D <9>; > > > > + ti,fifo-depth =3D <0x01>; > > > > + }; > > > > +}; > > > > diff --git a/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi b/ar= ch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > > > new file mode 100644 > > > > index 000000000000..b9819570a7d1 > > > > --- /dev/null > > > > +++ b/arch/riscv/boot/dts/microchip/microchip-mpfs.dtsi > > > > @@ -0,0 +1,329 @@ > > > > +// SPDX-License-Identifier: (GPL-2.0 OR MIT) > > > > +/* Copyright (c) 2020 Microchip Technology Inc */ > > > > + > > > > +/dts-v1/; > > > > + > > > > +/ { > > > > + #address-cells =3D <2>; > > > > + #size-cells =3D <2>; > > > > + model =3D "Microchip MPFS Icicle Kit"; > > > > + compatible =3D "microchip,mpfs-icicle-kit"; > > > > + > > > > + chosen { > > > > + }; > > > > + > > > > + cpus { > > > > + #address-cells =3D <1>; > > > > + #size-cells =3D <0>; > > > > + > > > > + cpu@0 { > > > > + clock-frequency =3D <0>; > > > > + compatible =3D "sifive,e51", "sifive,rocket0"= , "riscv"; > > > > + device_type =3D "cpu"; > > > > + i-cache-block-size =3D <64>; > > > > + i-cache-sets =3D <128>; > > > > + i-cache-size =3D <16384>; > > > > + reg =3D <0>; > > > > + riscv,isa =3D "rv64imac"; > > > > + status =3D "disabled"; > > > > + > > > > + cpu0_intc: interrupt-controller { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "riscv,cpu-intc"; > > > > + interrupt-controller; > > > > + }; > > > > + }; > > > > + > > > > + cpu@1 { > > > > + clock-frequency =3D <0>; > > > > + compatible =3D "sifive,u54-mc", "sifive,rocke= t0", "riscv"; > > > > + d-cache-block-size =3D <64>; > > > > + d-cache-sets =3D <64>; > > > > + d-cache-size =3D <32768>; > > > > + d-tlb-sets =3D <1>; > > > > + d-tlb-size =3D <32>; > > > > + device_type =3D "cpu"; > > > > + i-cache-block-size =3D <64>; > > > > + i-cache-sets =3D <64>; > > > > + i-cache-size =3D <32768>; > > > > + i-tlb-sets =3D <1>; > > > > + i-tlb-size =3D <32>; > > > > + mmu-type =3D "riscv,sv39"; > > > > + reg =3D <1>; > > > > + riscv,isa =3D "rv64imafdc"; > > > > + tlb-split; > > > > + status =3D "okay"; > > > > + > > > > + cpu1_intc: interrupt-controller { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "riscv,cpu-intc"; > > > > + interrupt-controller; > > > > + }; > > > > + }; > > > > + > > > > + cpu@2 { > > > > + clock-frequency =3D <0>; > > > > + compatible =3D "sifive,u54-mc", "sifive,rocke= t0", "riscv"; > > > > + d-cache-block-size =3D <64>; > > > > + d-cache-sets =3D <64>; > > > > + d-cache-size =3D <32768>; > > > > + d-tlb-sets =3D <1>; > > > > + d-tlb-size =3D <32>; > > > > + device_type =3D "cpu"; > > > > + i-cache-block-size =3D <64>; > > > > + i-cache-sets =3D <64>; > > > > + i-cache-size =3D <32768>; > > > > + i-tlb-sets =3D <1>; > > > > + i-tlb-size =3D <32>; > > > > + mmu-type =3D "riscv,sv39"; > > > > + reg =3D <2>; > > > > + riscv,isa =3D "rv64imafdc"; > > > > + tlb-split; > > > > + status =3D "okay"; > > > > + > > > > + cpu2_intc: interrupt-controller { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "riscv,cpu-intc"; > > > > + interrupt-controller; > > > > + }; > > > > + }; > > > > + > > > > + cpu@3 { > > > > + clock-frequency =3D <0>; > > > > + compatible =3D "sifive,u54-mc", "sifive,rocke= t0", "riscv"; > > > > + d-cache-block-size =3D <64>; > > > > + d-cache-sets =3D <64>; > > > > + d-cache-size =3D <32768>; > > > > + d-tlb-sets =3D <1>; > > > > + d-tlb-size =3D <32>; > > > > + device_type =3D "cpu"; > > > > + i-cache-block-size =3D <64>; > > > > + i-cache-sets =3D <64>; > > > > + i-cache-size =3D <32768>; > > > > + i-tlb-sets =3D <1>; > > > > + i-tlb-size =3D <32>; > > > > + mmu-type =3D "riscv,sv39"; > > > > + reg =3D <3>; > > > > + riscv,isa =3D "rv64imafdc"; > > > > + tlb-split; > > > > + status =3D "okay"; > > > > + > > > > + cpu3_intc: interrupt-controller { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "riscv,cpu-intc"; > > > > + interrupt-controller; > > > > + }; > > > > + }; > > > > + > > > > + cpu@4 { > > > > + clock-frequency =3D <0>; > > > > + compatible =3D "sifive,u54-mc", "sifive,rocke= t0", "riscv"; > > > > + d-cache-block-size =3D <64>; > > > > + d-cache-sets =3D <64>; > > > > + d-cache-size =3D <32768>; > > > > + d-tlb-sets =3D <1>; > > > > + d-tlb-size =3D <32>; > > > > + device_type =3D "cpu"; > > > > + i-cache-block-size =3D <64>; > > > > + i-cache-sets =3D <64>; > > > > + i-cache-size =3D <32768>; > > > > + i-tlb-sets =3D <1>; > > > > + i-tlb-size =3D <32>; > > > > + mmu-type =3D "riscv,sv39"; > > > > + reg =3D <4>; > > > > + riscv,isa =3D "rv64imafdc"; > > > > + tlb-split; > > > > + status =3D "okay"; > > > > + cpu4_intc: interrupt-controller { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "riscv,cpu-intc"; > > > > + interrupt-controller; > > > > + }; > > > > + }; > > > > + }; > > > > + > > > > + soc { > > > > + #address-cells =3D <2>; > > > > + #size-cells =3D <2>; > > > > + compatible =3D "simple-bus"; > > > > + ranges; > > > > + > > > > + cache-controller@2010000 { > > > > + compatible =3D "sifive,fu540-c000-ccache", "c= ache"; > > > > + cache-block-size =3D <64>; > > > > + cache-level =3D <2>; > > > > + cache-sets =3D <1024>; > > > > + cache-size =3D <2097152>; > > > > + cache-unified; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <1 2 3>; > > > > + reg =3D <0x0 0x2010000 0x0 0x1000>; > > > > + }; > > > > + > > > > + clint@2000000 { > > > > + compatible =3D "sifive,clint0"; > > > > + reg =3D <0x0 0x2000000 0x0 0xC000>; > > > > + interrupts-extended =3D <&cpu0_intc 3 &cpu0_i= ntc 7 > > > > + &cpu1_intc 3 &cpu1_in= tc 7 > > > > + &cpu2_intc 3 &cpu2_in= tc 7 > > > > + &cpu3_intc 3 &cpu3_in= tc 7 > > > > + &cpu4_intc 3 &cpu4_in= tc 7>; > > > > + }; > > > > + > > > > + plic: interrupt-controller@c000000 { > > > > + #interrupt-cells =3D <1>; > > > > + compatible =3D "sifive,plic-1.0.0"; > > > > + reg =3D <0x0 0xc000000 0x0 0x4000000>; > > > > + riscv,ndev =3D <186>; > > > > + interrupt-controller; > > > > + interrupts-extended =3D <&cpu0_intc 11 > > > > + &cpu1_intc 11 &cpu1_intc 9 > > > > + &cpu2_intc 11 &cpu2_intc 9 > > > > + &cpu3_intc 11 &cpu3_intc 9 > > > > + &cpu4_intc 11 &cpu4_intc 9>; > > > > + }; > > > > + > > > > + dma@3000000 { > > > > + compatible =3D "sifive,fu540-c000-pdma"; > > > > + reg =3D <0x0 0x3000000 0x0 0x8000>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <23 24 25 26 27 28 29 30>; > > > > + #dma-cells =3D <1>; > > > > + }; > > > > + > > > > + refclk: refclk { > > > > + compatible =3D "fixed-clock"; > > > > + #clock-cells =3D <0>; > > > > + clock-frequency =3D <600000000>; > > > > + clock-output-names =3D "msspllclk"; > > > > + }; > > > > + > > > > + clkcfg: clkcfg@20002000 { > > > > + compatible =3D "microchip,mpfs-clkcfg"; > > > > + reg =3D <0x0 0x20002000 0x0 0x1000>; > > > > + reg-names =3D "mss_sysreg"; > > > > + clocks =3D <&refclk>; > > > > + #clock-cells =3D <1>; > > > > + clock-output-names =3D "cpu", "axi", "ahb", "= envm", /* 0-3 */ > > > > + "mac0", "mac1", "mmc", "timer", = /* 4-7 */ > > > > + "mmuart0", "mmuart1", "mmuart2", "mmu= art3", /* 8-11 */ > > > > + "mmuart4", "spi0", "spi1", "i2c0", = /* 12-15 */ > > > > + "i2c1", "can0", "can1", "usb", = /* 16-19 */ > > > > + "rsvd", "rtc", "qspi", "gpio0", = /* 20-23 */ > > > > + "gpio1", "gpio2", "ddrc", "fic0", = /* 24-27 */ > > > > + "fic1", "fic2", "fic3", "athena", "cf= m"; /* 28-32 */ > > > > + }; > > > > + > > > > + serial0: serial@20000000 { > > > > + compatible =3D "ns16550a"; > > > > + reg =3D <0x0 0x20000000 0x0 0x400>; > > > > + reg-io-width =3D <4>; > > > > + reg-shift =3D <2>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <90>; > > > > + current-speed =3D <115200>; > > > > + clocks =3D <&clkcfg 8>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + serial1: serial@20100000 { > > > > + compatible =3D "ns16550a"; > > > > + reg =3D <0x0 0x20100000 0x0 0x400>; > > > > + reg-io-width =3D <4>; > > > > + reg-shift =3D <2>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <91>; > > > > + current-speed =3D <115200>; > > > > + clocks =3D <&clkcfg 9>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + serial2: serial@20102000 { > > > > + compatible =3D "ns16550a"; > > > > + reg =3D <0x0 0x20102000 0x0 0x400>; > > > > + reg-io-width =3D <4>; > > > > + reg-shift =3D <2>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <92>; > > > > + current-speed =3D <115200>; > > > > + clocks =3D <&clkcfg 10>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + serial3: serial@20104000 { > > > > + compatible =3D "ns16550a"; > > > > + reg =3D <0x0 0x20104000 0x0 0x400>; > > > > + reg-io-width =3D <4>; > > > > + reg-shift =3D <2>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <93>; > > > > + current-speed =3D <115200>; > > > > + clocks =3D <&clkcfg 11>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + emmc: mmc@20008000 { > > > > + compatible =3D "cdns,sd4hc"; > > > > + reg =3D <0x0 0x20008000 0x0 0x1000>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <88 89>; > > > > + pinctrl-names =3D "default"; > > > > + clocks =3D <&clkcfg 6>; > > > > + bus-width =3D <4>; > > > > + cap-mmc-highspeed; > > > > + mmc-ddr-3_3v; > > > > + max-frequency =3D <200000000>; > > > > + non-removable; > > > > + no-sd; > > > > + no-sdio; > > > > + voltage-ranges =3D <3300 3300>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + sdcard: sdhc@20008000 { > > > > + compatible =3D "cdns,sd4hc"; > > > > + reg =3D <0x0 0x20008000 0x0 0x1000>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <88>; > > > > + pinctrl-names =3D "default"; > > > > + clocks =3D <&clkcfg 6>; > > > > + bus-width =3D <4>; > > > > + disable-wp; > > > > + cap-sd-highspeed; > > > > + card-detect-delay =3D <200>; > > > > + sd-uhs-sdr12; > > > > + sd-uhs-sdr25; > > > > + sd-uhs-sdr50; > > > > + sd-uhs-sdr104; > > > > + max-frequency =3D <200000000>; > > > > + status =3D "disabled"; > > > > + }; > > > > + > > > > + emac0: ethernet@20110000 { > > > > + compatible =3D "cdns,macb"; > > > > + reg =3D <0x0 0x20110000 0x0 0x2000>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <64 65 66 67>; > > > > + local-mac-address =3D [00 00 00 00 00 00]; > > > > + clocks =3D <&clkcfg 4>, <&clkcfg 2>; > > > > + clock-names =3D "pclk", "hclk"; > > > > + status =3D "disabled"; > > > > + #address-cells =3D <1>; > > > > + #size-cells =3D <0>; > > > > + }; > > > > + > > > > + emac1: ethernet@20112000 { > > > > + compatible =3D "cdns,macb"; > > > > + reg =3D <0x0 0x20112000 0x0 0x2000>; > > > > + interrupt-parent =3D <&plic>; > > > > + interrupts =3D <70 71 72 73>; > > > > + mac-address =3D [00 00 00 00 00 00]; > > > > + clocks =3D <&clkcfg 5>, <&clkcfg 2>; > > > > + status =3D "disabled"; > > > > + clock-names =3D "pclk", "hclk"; > > > > + #address-cells =3D <1>; > > > > + #size-cells =3D <0>; > > > > + }; > > > > + > > > > + }; > > > > +}; > > > > > > > > > > _______________________________________________ > > > linux-riscv mailing list > > > linux-riscv@lists.infradead.org > > > http://lists.infradead.org/mailman/listinfo/linux-riscv > > > > _______________________________________________ > > linux-riscv mailing list > > linux-riscv@lists.infradead.org > > http://lists.infradead.org/mailman/listinfo/linux-riscv > > > > -- > Regards, > Atish