From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-8.8 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A325CC4320E for ; Mon, 16 Aug 2021 19:14:12 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 9164560F35 for ; Mon, 16 Aug 2021 19:14:12 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230307AbhHPTOn (ORCPT ); Mon, 16 Aug 2021 15:14:43 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46554 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230397AbhHPTOl (ORCPT ); Mon, 16 Aug 2021 15:14:41 -0400 Received: from mail-yb1-xb33.google.com (mail-yb1-xb33.google.com [IPv6:2607:f8b0:4864:20::b33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 798D4C06179A for ; Mon, 16 Aug 2021 12:14:09 -0700 (PDT) Received: by mail-yb1-xb33.google.com with SMTP id a93so34933577ybi.1 for ; Mon, 16 Aug 2021 12:14:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=ddKmBAaL4anw3kgNsyAbpqw4YAHAfR61Ukhu3CXAdpQ=; b=T9HdhiT0dXrGmgueqTIb6X9mPePJxHP+j6MIIHkpi0Ns3V30fcgze4d85bGN7i/Vuo +MPAKBqrK9UNlCJ88ifAQlz/TIT4mVkuq5CRHNfwiW3nV/JA4gUczTPuoGwMiA9HETvn UkJGXMZ3PRAE3NHetz2qssyTebmLD/XqOVG/1nN8DeudnElmNQO3KUiYQ4lX8pi0Zp5d tc3HZNUhZyuyxPt/NHWTtCVScOpAR8/0DaN7wD9X2h6uzUvAX25ad2gwed5WHBEO1erQ RQQTrrMv4dJy3GOmZX1IfgTFpjj/33GaoVNpso7HCf3Xamo/63CbJW0Kskj5ds2p4cNz 9BXw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=ddKmBAaL4anw3kgNsyAbpqw4YAHAfR61Ukhu3CXAdpQ=; b=DIVJ3pmfzu600Dcug2oTbOFyY5jn8qEWIpkfbX9qAiHYcKrEzeg2YY0RHA0L3KfoAp FSRtR2EumBey+ekQ7UbJDzM8QpMxsn+Sq6X+grDc8EKEsFAabTdeCYbPQq8rojSRMKPq L1o8EstVZAkrTHZqKKvEjTuLrcz8BTzp0VpEeQ9n+P1nMovLGv51gVHj6IAk/mLYe5PK 7fTlaQEJeKlUvkZtRhlbiH/9wlfFHZiuY4OT6Oyv+t9ZzXo2K5OlwXUisI7tRU9SuVVu LUdN+0YeM0bmDLUrDOJCB7jg1Mqqc12VCftu38xpONxT29GpCaKomjNQQ11rr6HuZcme VSKg== X-Gm-Message-State: AOAM531wsENtTo+tSZw9xK0u5sV+l9p9hVqN7YGB8BNTLqGb5sR/EzT+ /7rYLy2NTtDqYmajvqHf+FoHYjZjxEHuwxRY4lc4mA== X-Google-Smtp-Source: ABdhPJysWBZVCKKJbr6bgcAHayPSYtRM07cY1fPHMS0wTcE5unx6TDl/t07LozWQCgzaBW6Dh5Iiw5yNJwUzKdtfivk= X-Received: by 2002:a25:d0d4:: with SMTP id h203mr23601519ybg.0.1629141246719; Mon, 16 Aug 2021 12:14:06 -0700 (PDT) MIME-Version: 1.0 References: <20210816011948.1118959-1-jay.xu@rock-chips.com> In-Reply-To: <20210816011948.1118959-1-jay.xu@rock-chips.com> From: Bartosz Golaszewski Date: Mon, 16 Aug 2021 21:13:56 +0200 Message-ID: Subject: Re: [PATCH v8 0/9] gpio-rockchip driver To: Linus Walleij Cc: =?UTF-8?Q?Heiko_St=C3=BCbner?= , Jianqun Xu , Rob Herring , linux-gpio , linux-devicetree , "open list:ARM/Rockchip SoC..." , LKML Content-Type: text/plain; charset="UTF-8" Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Aug 16, 2021 at 3:19 AM Jianqun Xu wrote: > > Separate gpio driver from pinctrl driver, and support gpio v2 controller. > > Jianqun Xu (9): > pinctrl/rockchip: always enable clock for gpio controller > pinctrl/rockchip: separate struct rockchip_pin_bank to a head file > pinctrl/rockchip: add pinctrl device to gpio bank struct > dt-bindings: gpio: change items restriction of clock for > rockchip,gpio-bank > gpio/rockchip: add driver for rockchip gpio > gpio/rockchip: use struct rockchip_gpio_regs for gpio controller > gpio/rockchip: support next version gpio controller > gpio/rockchip: drop irq_gc_lock/irq_gc_unlock for irq set type > pinctrl/rockchip: drop the gpio related codes > > .../bindings/gpio/rockchip,gpio-bank.yaml | 5 +- > drivers/gpio/Kconfig | 8 + > drivers/gpio/Makefile | 1 + > drivers/gpio/gpio-rockchip.c | 771 +++++++++++++++ > drivers/pinctrl/pinctrl-rockchip.c | 909 +----------------- > drivers/pinctrl/pinctrl-rockchip.h | 287 ++++++ > 6 files changed, 1089 insertions(+), 892 deletions(-) > create mode 100644 drivers/gpio/gpio-rockchip.c > create mode 100644 drivers/pinctrl/pinctrl-rockchip.h > > -- > v8: > - fix rockchip,gpio-bank.yaml about clocks and clock-names > - fix commit author of rockchip,gpio-bank.yaml patch to me > > v7: > - include instead of > - use gpio align id instead of gpio-name > > v6: > - new gpio-driver first and then drop gpio from pinctrl > - reorder patches > - cherry-pick gpio dt-binding from chenliang > > v5: > - change to devel branch > > 2.25.1 > > > Linus, are you going to take the entire series through the pinctrl tree or should we split the patches? Bart