linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Bartosz Golaszewski <bgolaszewski@baylibre.com>
To: Steven Lee <steven_lee@aspeedtech.com>
Cc: Linus Walleij <linus.walleij@linaro.org>,
	Rob Herring <robh+dt@kernel.org>, Joel Stanley <joel@jms.id.au>,
	Andrew Jeffery <andrew@aj.id.au>,
	"open list:GPIO SUBSYSTEM" <linux-gpio@vger.kernel.org>,
	"open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" 
	<devicetree@vger.kernel.org>,
	"moderated list:ARM/ASPEED MACHINE SUPPORT" 
	<linux-arm-kernel@lists.infradead.org>,
	"moderated list:ARM/ASPEED MACHINE SUPPORT" 
	<linux-aspeed@lists.ozlabs.org>,
	open list <linux-kernel@vger.kernel.org>,
	Hongwei Zhang <Hongweiz@ami.com>,
	Ryan Chen <ryan_chen@aspeedtech.com>,
	Billy Tsai <billy_tsai@aspeedtech.com>
Subject: Re: [PATCH v6 0/9] ASPEED sgpio driver enhancement.
Date: Wed, 21 Jul 2021 15:27:50 +0200	[thread overview]
Message-ID: <CAMpxmJXfUterUdaGHOJT5hwcVJ+3cqgSQVdp-6Atuyyo36FxfQ@mail.gmail.com> (raw)
In-Reply-To: <20210712100317.23298-1-steven_lee@aspeedtech.com>

On Mon, Jul 12, 2021 at 12:03 PM Steven Lee <steven_lee@aspeedtech.com> wrote:
>
> AST2600 SoC has 2 SGPIO master interfaces one with 128 pins another one
> with 80 pins, AST2500/AST2400 SoC has 1 SGPIO master interface that
> supports up to 80 pins.
> In the current driver design, the max number of sgpio pins is hardcoded
> in macro MAX_NR_HW_SGPIO and the value is 80.
>
> For supporting sgpio master interfaces of AST2600 SoC, the patch series
> contains the following enhancement:
> - Convert txt dt-bindings to yaml.
> - Update aspeed-g6 dtsi to support the enhanced sgpio.
> - Support muiltiple SGPIO master interfaces.
> - Support up to 128 pins by dts ngpios property.
> - Pair input/output GPIOs instead of using 0 as GPIO input pin base and
>   MAX_NR_HW_SGPIO as GPIO output pin base.
> - Support wdt reset tolerance.
> - Fix irq_chip issues which causes multiple sgpio devices use the same
>   irq_chip data.
> - Replace all of_*() APIs with device_*().
>
> Changes from v5:
> * Squash v5 patch-05 and patch-06 to one patch.
> * Remove MAX_NR_HW_SGPIO and corresponding design to make the gpio
>   input/output pin base are determined by ngpios.
>   For example, if MAX_NR_HW_SGPIO is 80 and ngpios is 10, the original
>   pin order is as follows:
>     Input:
>     0 1 2 3 ... 9
>     Output:
>     80 81 82 ... 89
>
>   With the new design, pin order is changed as follows:
>     Input:
>     0 2 4 6 ... 18(ngpios * 2 - 2)
>     Output:
>     1 3 5 7 ... 19(ngpios * 2 - 1)
> * Replace ast2600-sgpiom-128 and ast2600-sgpiom-80 compatibles by
>   ast2600-sgpiom.
> * Fix coding style issues.
>
> Changes from v4:
> * Remove ngpios from dtsi
> * Add ast2400 and ast2500 platform data.
> * Remove unused macros.
> * Add ngpios check in a separate patch.
> * Fix coding style issues.
>
> Changes from v3:
> * Split dt-bindings patch to 2 patches
> * Rename ast2600-sgpiom1 compatible with ast2600-sgiom-128
> * Rename ast2600-sgpiom2 compatible with ast2600-sgiom-80
> * Correct the typo in commit messages.
> * Fix coding style issues.
> * Replace all of_*() APIs with device_*().
>
> Changes from v2:
> * Remove maximum/minimum of ngpios from bindings.
> * Remove max-ngpios from bindings and dtsi.
> * Remove ast2400-sgpiom and ast2500-sgpiom compatibles from dts and
>   driver.
> * Add ast2600-sgpiom1 and ast2600-sgpiom2 compatibles as their max
>   number of available gpio pins are different.
> * Modify functions to pass aspeed_sgpio struct instead of passing
>   max_ngpios.
> * Split sgpio driver patch to 3 patches
>
> Changes from v1:
> * Fix yaml format issues.
> * Fix issues reported by kernel test robot.
>
> Please help to review.
>
> Thanks,
> Steven
>
> Steven Lee (9):
>   dt-bindings: aspeed-sgpio: Convert txt bindings to yaml.
>   dt-bindings: aspeed-sgpio: Add ast2600 sgpio
>   ARM: dts: aspeed-g6: Add SGPIO node.
>   ARM: dts: aspeed-g5: Remove ngpios from sgpio node.
>   gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support
>   gpio: gpio-aspeed-sgpio: Add set_config function
>   gpio: gpio-aspeed-sgpio: Move irq_chip to aspeed-sgpio struct
>   gpio: gpio-aspeed-sgpio: Use generic device property APIs
>   gpio: gpio-aspeed-sgpio: Return error if ngpios is not multiple of 8.
>
>  .../bindings/gpio/aspeed,sgpio.yaml           |  77 ++++++++
>  .../devicetree/bindings/gpio/sgpio-aspeed.txt |  46 -----
>  arch/arm/boot/dts/aspeed-g5.dtsi              |   1 -
>  arch/arm/boot/dts/aspeed-g6.dtsi              |  28 +++
>  drivers/gpio/gpio-aspeed-sgpio.c              | 178 +++++++++++-------
>  5 files changed, 215 insertions(+), 115 deletions(-)
>  create mode 100644 Documentation/devicetree/bindings/gpio/aspeed,sgpio.yaml
>  delete mode 100644 Documentation/devicetree/bindings/gpio/sgpio-aspeed.txt
>
> --
> 2.17.1
>

The series looks good to me. Can the DTS and GPIO patches go into
v5.15 separately?

Bart

  parent reply	other threads:[~2021-07-21 13:28 UTC|newest]

Thread overview: 24+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-07-12 10:03 [PATCH v6 0/9] ASPEED sgpio driver enhancement Steven Lee
2021-07-12 10:03 ` [PATCH v6 1/9] dt-bindings: aspeed-sgpio: Convert txt bindings to yaml Steven Lee
2021-07-23  9:55   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 2/9] dt-bindings: aspeed-sgpio: Add ast2600 sgpio Steven Lee
2021-07-13 22:44   ` Rob Herring
2021-07-23  9:55   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 3/9] ARM: dts: aspeed-g6: Add SGPIO node Steven Lee
2021-07-12 10:03 ` [PATCH v6 4/9] ARM: dts: aspeed-g5: Remove ngpios from sgpio node Steven Lee
2021-07-12 10:03 ` [PATCH v6 5/9] gpio: gpio-aspeed-sgpio: Add AST2600 sgpio support Steven Lee
2021-07-23  9:57   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 6/9] gpio: gpio-aspeed-sgpio: Add set_config function Steven Lee
2021-07-23  9:58   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 7/9] gpio: gpio-aspeed-sgpio: Move irq_chip to aspeed-sgpio struct Steven Lee
2021-07-23  9:59   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 8/9] gpio: gpio-aspeed-sgpio: Use generic device property APIs Steven Lee
2021-07-23  9:59   ` Linus Walleij
2021-07-12 10:03 ` [PATCH v6 9/9] gpio: gpio-aspeed-sgpio: Return error if ngpios is not multiple of 8 Steven Lee
2021-07-23 10:00   ` Linus Walleij
2021-07-21 13:27 ` Bartosz Golaszewski [this message]
2021-07-23  3:16   ` [PATCH v6 0/9] ASPEED sgpio driver enhancement Steven Lee
2021-07-23  7:30     ` Bartosz Golaszewski
2021-08-03  4:48       ` Andrew Jeffery
2021-08-03  5:57         ` Joel Stanley
2021-08-05 19:17           ` Bartosz Golaszewski

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CAMpxmJXfUterUdaGHOJT5hwcVJ+3cqgSQVdp-6Atuyyo36FxfQ@mail.gmail.com \
    --to=bgolaszewski@baylibre.com \
    --cc=Hongweiz@ami.com \
    --cc=andrew@aj.id.au \
    --cc=billy_tsai@aspeedtech.com \
    --cc=devicetree@vger.kernel.org \
    --cc=joel@jms.id.au \
    --cc=linus.walleij@linaro.org \
    --cc=linux-arm-kernel@lists.infradead.org \
    --cc=linux-aspeed@lists.ozlabs.org \
    --cc=linux-gpio@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=robh+dt@kernel.org \
    --cc=ryan_chen@aspeedtech.com \
    --cc=steven_lee@aspeedtech.com \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).