From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752520AbdFERBe (ORCPT ); Mon, 5 Jun 2017 13:01:34 -0400 Received: from mail-qt0-f195.google.com ([209.85.216.195]:36553 "EHLO mail-qt0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751815AbdFERBc (ORCPT ); Mon, 5 Jun 2017 13:01:32 -0400 MIME-Version: 1.0 In-Reply-To: <20170605071838.GJ3454@lahna.fi.intel.com> References: <20170602140524.23367-1-mika.westerberg@linux.intel.com> <20170603091704.GC1103@kroah.com> <20170605071838.GJ3454@lahna.fi.intel.com> From: Andreas Noever Date: Mon, 5 Jun 2017 19:01:10 +0200 Message-ID: Subject: Re: [PATCH v3 00/27] Thunderbolt security levels and NVM firmware upgrade To: Mika Westerberg Cc: Greg Kroah-Hartman , Michael Jamet , Yehezkel Bernat , Lukas Wunner , Amir Levy , Andy Lutomirski , Mario.Limonciello@dell.com, Jared.Dominguez@dell.com, Andy Shevchenko , "linux-kernel@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jun 5, 2017 at 9:18 AM, Mika Westerberg wrote: > On Sat, Jun 03, 2017 at 06:17:04PM +0900, Greg Kroah-Hartman wrote: >> On Fri, Jun 02, 2017 at 05:04:57PM +0300, Mika Westerberg wrote: >> > Hi, >> > >> > This is a third version of the patch series adding support for Thunderbolt >> > security levels and NVM firmware upgrade. PCs running Intel Falcon Ridge or >> > newer need these in order to connect devices if the security level is set >> > to "user(SL1) or secure(SL2)" from BIOS. >> >> All looks good to me, very nice work. > > Thanks! > >> I don't know what tree it should go in through, but if Andreas wants me >> to take it, I will if I can get his signed-off-by. > > That would be perfect. > > Andreas, do you have any objections? No, Thanks a lot. Signed-off-by: Andreas Noever Greg, can you take this through your tree? Mika, I have a quick question regarding the pci side of things (your "pci=hpbussize=10,hpmemsize=2M" workaround). Does that work for nested hotplug or just on the first level? Back when I was having a look at enabling chaining in the native driver I could not get pci to properly assign bus numbers to nested bridges. It always ran out of bus number after one level (irregardless of hpbussize). Has the pci behaviour changed or does the ICM somehow preconfigure the bridges before handing them of to linux? Cheers Andreas > I will prepare another version where I've fixed the VSEC vs. VSE thing > in the capability rework patch.