From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id A9B92C433FE for ; Wed, 20 Oct 2021 11:32:46 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 8FF2D61130 for ; Wed, 20 Oct 2021 11:32:46 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230073AbhJTLe7 (ORCPT ); Wed, 20 Oct 2021 07:34:59 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38660 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229702AbhJTLe6 (ORCPT ); Wed, 20 Oct 2021 07:34:58 -0400 Received: from mail-wm1-x333.google.com (mail-wm1-x333.google.com [IPv6:2a00:1450:4864:20::333]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 143BDC06161C for ; Wed, 20 Oct 2021 04:32:44 -0700 (PDT) Received: by mail-wm1-x333.google.com with SMTP id s198-20020a1ca9cf000000b0030d6986ea9fso9451426wme.1 for ; Wed, 20 Oct 2021 04:32:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=jrtc27.com; s=gmail.jrtc27.user; h=mime-version:subject:from:in-reply-to:date:cc :content-transfer-encoding:message-id:references:to; bh=MjxIrvk/Yl7FyJdOEiFsoFMK0aeLC3D9xFTesUWCWms=; b=hwzCcURg7S6VuyAzMWLwMKCv9uspNgKKOXKaDuTuCmIyG/RQHWiwLX2sOcIc+FZLsG 9Fm+uGNvZmpe26dXP/LgJj4+1HHFDA7veVvODmyw9FkQ9AichvEEseWdVSBJ+Epw98L9 auvzP4R6xpae5qlkv9IktPQ+8i9neJakL1W09TexqYHAM+/MXJPzAOsWHuO/8kxdPcdP Kvv1eBH+zrO59Mkp6/yidKfVsL2cccdYBNJBpB4en4EOjMzBXD+EMX8NHYwn3UTTvqlu vcD/ubbYMrkkzAbM53lH1xMdJMOpd69VBiWI9j4EKV2ztjsYD8QTlWu3hghKAId+Whom PYMA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:mime-version:subject:from:in-reply-to:date:cc :content-transfer-encoding:message-id:references:to; bh=MjxIrvk/Yl7FyJdOEiFsoFMK0aeLC3D9xFTesUWCWms=; b=klhiyBXIyP6/yzkCxnha7ZtrwlnFjtFJdLnJ6KaZ3N7FabmCXc2ohsSqvVamR+4SuL Qx5griN+/Hc/lMZ0BNKrz7D+Q5rafR4JaW/3qZBJEYxYeSkyueozUpEpwZAEf1dGahOb 6Si+lDpCKCCaFqdLyUD+bi2sLzoEoobtvjpdjv2Fl5wzZ3U31Yc6kIBaFVc+B4xObyVL RCZ7F0iY5kXwVzPrtI7e34IXzMPsCy3P2ZiNJ4fkwlXNRomwx+NQFvlF5kOInkegk5M5 3UdFJHsqYJ4abZc/o/h1T3qQaFYFqR2l/vf+XF4W5v5iX/MWAZqtNS8gHtao/bLnKn13 fcWw== X-Gm-Message-State: AOAM530bQW2+UCz/E7ET2I7B8D4MWM3GoaIY+762dPd5DW+8xfW+6oXq GG5zvUYmBBmvilnLnBZJiluHmw== X-Google-Smtp-Source: ABdhPJzFd3L7Um3YxbVsrTjbc10dqj8xy+EEfvMzQoNet50seHE/J51qfmW5hbzj1kiXtQq19BtXHA== X-Received: by 2002:a05:600c:3b99:: with SMTP id n25mr12984380wms.50.1634729562680; Wed, 20 Oct 2021 04:32:42 -0700 (PDT) Received: from smtpclient.apple (global-5-141.nat-2.net.cam.ac.uk. [131.111.5.141]) by smtp.gmail.com with ESMTPSA id c132sm4843902wma.22.2021.10.20.04.32.41 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Wed, 20 Oct 2021 04:32:42 -0700 (PDT) Content-Type: text/plain; charset=us-ascii Mime-Version: 1.0 (Mac OS X Mail 14.0 \(3654.120.0.1.13\)) Subject: Re: [PATCH 1/1] dt-bindings: T-HEAD CLINT From: Jessica Clarke In-Reply-To: Date: Wed, 20 Oct 2021 12:32:40 +0100 Cc: Heinrich Schuchardt , Daniel Lezcano , Thomas Gleixner , Guo Ren , Bin Meng , Xiang W , Samuel Holland , Atish Patra , Rob Herring , Palmer Dabbelt , Paul Walmsley , Anup Patel , "linux-kernel@vger.kernel.org List" , DTML , linux-riscv , OpenSBI Content-Transfer-Encoding: quoted-printable Message-Id: References: <20211020093603.28653-1-heinrich.schuchardt@canonical.com> To: Anup Patel X-Mailer: Apple Mail (2.3654.120.0.1.13) Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 20 Oct 2021, at 12:27, Anup Patel wrote: >=20 > On Wed, Oct 20, 2021 at 3:06 PM Heinrich Schuchardt > wrote: >>=20 >> The CLINT in the T-HEAD 9xx CPUs is similar to the SiFive CLINT but = does >> not support 64bit mmio access to the MTIMER device. >>=20 >> OpenSBI currently uses a property 'clint,has-no-64bit-mmio' to = indicate the >> restriction and the "sifive,cling0" compatible string. An OpenSBI >> patch suggested to use "reg-io-width =3D <4>;" as the reg-io-width = property >> is generally used in the devicetree schema for such a condition. >>=20 >> As the design is not SiFive based it is preferable to apply a = compatible >> string identifying T-HEAD instead. >>=20 >> Add a new yaml file describing the T-HEAD CLINT. >>=20 >> Signed-off-by: Heinrich Schuchardt = >> --- >> @Palmer, @Anup >> I copied you as maintainers from sifive,clint.yaml. Please, indicate = if >> this should be changed. >>=20 >> For the prior discussion see: >> = https://lore.kernel.org/all/20211015100941.17621-1-heinrich.schuchardt@can= onical.com/ >> = https://lore.kernel.org/all/20211015120735.27972-1-heinrich.schuchardt@can= onical.com/ >>=20 >> A release candidate of the ACLINT specification is available at >> https://github.com/riscv/riscv-aclint/releases >=20 > T-HEAD supporting only 32bit accesses to MTIME and MTIMECMP > registers are totally allowed. The RISC-V privileged specification = does > not enforce RV64 platforms to support 64bit accesses to MTIME and > MTIMECMP registers It does. See [1]. Jess [1] = https://github.com/riscv/riscv-isa-manual/commit/50694a2c0d5393690a9e0c8d3= 09cf064f6c8c0e4