From: "Shivamurthy Shastri (sshivamurthy)" <sshivamurthy@micron.com>
To: Poonam Aggrwal <poonam.aggrwal@nxp.com>,
Naresh Kamboju <naresh.kamboju@linaro.org>
Cc: Miquel Raynal <miquel.raynal@bootlin.com>,
"shiva.linuxworks@gmail.com" <shiva.linuxworks@gmail.com>,
Ashish Kumar <ashish.kumar@nxp.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Boris Brezillon <boris.brezillon@collabora.com>,
Chuanhong Guo <gch981213@gmail.com>,
Frieder Schrempf <frieder.schrempf@kontron.de>,
"linux-mtd@lists.infradead.org" <linux-mtd@lists.infradead.org>,
open list <linux-kernel@vger.kernel.org>,
Suram Suram <suram@nxp.com>,
"lkft-triage@lists.linaro.org" <lkft-triage@lists.linaro.org>
Subject: RE: [EXT] Re: [PATCH v7 0/6] Add new series Micron SPI NAND devices
Date: Fri, 15 May 2020 09:59:07 +0000 [thread overview]
Message-ID: <MN2PR08MB63973E068B6EF744AEE43246B8BD0@MN2PR08MB6397.namprd08.prod.outlook.com> (raw)
In-Reply-To: <20200515093330.7e3b2911@xps13>
Hi Naresh and Poonam,
> Subject: [EXT] Re: [PATCH v7 0/6] Add new series Micron SPI NAND devices
>
> Hi Poonam,
>
> Poonam Aggrwal <poonam.aggrwal@nxp.com> wrote on Fri, 15 May 2020
> 05:29:07 +0000:
>
> > Adding Ashish.
> >
> > Regards
> > Poonam
> >
> > > -----Original Message-----
> > > From: Naresh Kamboju <naresh.kamboju@linaro.org>
> > > Sent: Friday, May 15, 2020 10:57 AM
> > > To: shiva.linuxworks@gmail.com; Miquel Raynal
> <miquel.raynal@bootlin.com>;
> > > Shivamurthy Shastri <sshivamurthy@micron.com>
> > > Cc: Richard Weinberger <richard@nod.at>; Vignesh Raghavendra
> > > <vigneshr@ti.com>; Boris Brezillon <boris.brezillon@collabora.com>;
> > > Chuanhong Guo <gch981213@gmail.com>; Frieder Schrempf
> > > <frieder.schrempf@kontron.de>; linux-mtd@lists.infradead.org; open
> list <linux-
> > > kernel@vger.kernel.org>; Poonam Aggrwal
> <poonam.aggrwal@nxp.com>;
> > > Suram Suram <suram@nxp.com>; lkft-triage@lists.linaro.org
> > > Subject: Re: [PATCH v7 0/6] Add new series Micron SPI NAND devices
> > >
> > > On Wed, 11 Mar 2020 at 23:28, <shiva.linuxworks@gmail.com> wrote:
> > > >
> > > > From: Shivamurthy Shastri <sshivamurthy@micron.com>
> > > >
> > > > This patchset is for the new series of Micron SPI NAND devices, and
> > > > the following links are their datasheets.
> > >
> > > While boot NXP ls2088 device with mainline kernel the following nand
> warning
> > > noticed. How critical this warning ?
>
> Are you sure this is the right thread? Shivamurthy added SPI-NAND
> support, you are talking about a raw NAND device.
> > >
> > > [ 1.357722] nand: device found, Manufacturer ID: 0x2c, Chip ID: 0x48
> > > [ 1.364085] nand: Micron MT29F16G08ABACAWP
> > > [ 1.368181] nand: 2048 MiB, SLC, erase size: 512 KiB, page size:
> > > 4096, OOB size: 224
> > > [ 1.375932] nand: WARNING: 530000000.flash: the ECC used on your
> > > system is too weak compared to the one required by the NAND chip
>
> If you are talking about this one, it is pretty self explanatory: the
> NAND chip requires a minimum correction which is not achieved here.
> Either because the ECC engine cannot reach the requested amount (you
> cannot do anything) or because you requested a too low correction with
> DT properties.
>
Minimum required ECC for this device is 8-bit. Below is the datasheet for your reference.
https://www.micron.com/-/media/client/global/documents/products/data-sheet/nand-flash/70-series/m72a_production_datasheet_revg.pdf?rev=bb0a4ba04a1f40f98e29dc624d178dd8
> > >
> > > [ 1.388767] Bad block table found at page 524160, version 0x01
> > > [ 1.396833] Bad block table found at page 524032, version 0x01
> > > [ 1.403781] nand_read_bbt: bad block at 0x000002d00000
> > > [ 1.408921] nand_read_bbt: bad block at 0x000002d80000
> > > [ 1.414750] fsl,ifc-nand 530000000.nand: IFC NAND device at
> > > 0x530000000, bank 2
> > >
> > >
> > > Full test log,
> > >
> https://eur01.safelinks.protection.outlook.com/?url=https%3A%2F%2Fqa-
> > > reports.linaro.org%2Flkft%2Flinux-mainline-oe%2Fbuild%2Fv5.7-rc5-55-
> > >
> g1ae7efb38854%2Ftestrun%2F18254%2Flog&data=02%7C01%7Cpoona
> m.
> > >
> aggrwal%40nxp.com%7C146f634c869f4c70baa108d7f8909ffb%7C686ea1d3bc
> 2
> > >
> b4c6fa92cd99c5c301635%7C0%7C0%7C637251172354638298&sdata=%2B
> > >
> Jhs%2Fb92%2BA56WzYdHe%2BBhXWfjk8feCGAFv%2BRzFKC9PM%3D&r
> ese
> > > rved=0
> > >
> > > - Naresh
>
> Thanks,
> Miquèl
Thanks,
Shiva
next prev parent reply other threads:[~2020-05-15 9:59 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-03-11 17:57 [PATCH v7 0/6] Add new series Micron SPI NAND devices shiva.linuxworks
2020-03-11 17:57 ` [PATCH v7 1/6] mtd: spinand: micron: Generalize the OOB layout structure and function names shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-11 17:57 ` [PATCH v7 2/6] mtd: spinand: micron: Describe the SPI NAND device MT29F2G01ABAGD shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-11 17:57 ` [PATCH v7 3/6] mtd: spinand: micron: Add new Micron SPI NAND devices shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-11 17:57 ` [PATCH v7 4/6] mtd: spinand: micron: identify SPI NAND device with Continuous Read mode shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-11 17:57 ` [PATCH v7 5/6] mtd: spinand: micron: Add M70A series Micron SPI NAND devices shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-11 17:57 ` [PATCH v7 6/6] mtd: spinand: micron: Add new Micron SPI NAND devices with multiple dies shiva.linuxworks
2020-03-12 21:33 ` Miquel Raynal
2020-03-12 19:16 ` [EXT] [PATCH v7 0/6] Add new series Micron SPI NAND devices Shivamurthy Shastri (sshivamurthy)
2020-03-12 19:39 ` Miquel Raynal
2020-05-15 5:27 ` Naresh Kamboju
2020-05-15 5:29 ` Poonam Aggrwal
2020-05-15 7:33 ` Miquel Raynal
2020-05-15 9:59 ` Shivamurthy Shastri (sshivamurthy) [this message]
2020-05-15 10:02 ` [EXT] " Suram Suram
2020-05-15 10:13 ` X.f. Ren
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=MN2PR08MB63973E068B6EF744AEE43246B8BD0@MN2PR08MB6397.namprd08.prod.outlook.com \
--to=sshivamurthy@micron.com \
--cc=ashish.kumar@nxp.com \
--cc=boris.brezillon@collabora.com \
--cc=frieder.schrempf@kontron.de \
--cc=gch981213@gmail.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=lkft-triage@lists.linaro.org \
--cc=miquel.raynal@bootlin.com \
--cc=naresh.kamboju@linaro.org \
--cc=poonam.aggrwal@nxp.com \
--cc=richard@nod.at \
--cc=shiva.linuxworks@gmail.com \
--cc=suram@nxp.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).