From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Robert Foss <robert.foss@linaro.org>
Cc: agross@kernel.org, mturquette@baylibre.com, sboyd@kernel.org,
robh+dt@kernel.org, krzk+dt@kernel.org, jonathan@marek.ca,
tdas@codeaurora.org, anischal@codeaurora.org,
linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
Rob Herring <robh@kernel.org>
Subject: Re: [PATCH v2 7/8] dt-bindings: clock: Add Qcom SM8350 DISPCC bindings
Date: Tue, 3 May 2022 12:26:36 -0500 [thread overview]
Message-ID: <YnFlzOxrjrfBaaSs@builder.lan> (raw)
In-Reply-To: <20220503130448.520470-7-robert.foss@linaro.org>
On Tue 03 May 08:04 CDT 2022, Robert Foss wrote:
> From: Jonathan Marek <jonathan@marek.ca>
>
> Add sm8350 DISPCC bindings, which are simply a symlink to the sm8250
> bindings. Update the documentation with the new compatible.
>
> Signed-off-by: Jonathan Marek <jonathan@marek.ca>
> Reviewed-by: Rob Herring <robh@kernel.org>
> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
This is missing your S-o-b as well.
Regards,
Bjorn
> ---
> .../devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml | 6 ++++--
> include/dt-bindings/clock/qcom,dispcc-sm8350.h | 1 +
> 2 files changed, 5 insertions(+), 2 deletions(-)
> create mode 120000 include/dt-bindings/clock/qcom,dispcc-sm8350.h
>
> diff --git a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml
> index 31497677e8de..7a8d375e055e 100644
> --- a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml
> +++ b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm8x50.yaml
> @@ -4,18 +4,19 @@
> $id: http://devicetree.org/schemas/clock/qcom,dispcc-sm8x50.yaml#
> $schema: http://devicetree.org/meta-schemas/core.yaml#
>
> -title: Qualcomm Display Clock & Reset Controller Binding for SM8150/SM8250
> +title: Qualcomm Display Clock & Reset Controller Binding for SM8150/SM8250/SM8350
>
> maintainers:
> - Jonathan Marek <jonathan@marek.ca>
>
> description: |
> Qualcomm display clock control module which supports the clocks, resets and
> - power domains on SM8150 and SM8250.
> + power domains on SM8150/SM8250/SM8350.
>
> See also:
> dt-bindings/clock/qcom,dispcc-sm8150.h
> dt-bindings/clock/qcom,dispcc-sm8250.h
> + dt-bindings/clock/qcom,dispcc-sm8350.h
>
> properties:
> compatible:
> @@ -23,6 +24,7 @@ properties:
> - qcom,sc8180x-dispcc
> - qcom,sm8150-dispcc
> - qcom,sm8250-dispcc
> + - qcom,sm8350-dispcc
>
> clocks:
> items:
> diff --git a/include/dt-bindings/clock/qcom,dispcc-sm8350.h b/include/dt-bindings/clock/qcom,dispcc-sm8350.h
> new file mode 120000
> index 000000000000..0312b4544acb
> --- /dev/null
> +++ b/include/dt-bindings/clock/qcom,dispcc-sm8350.h
> @@ -0,0 +1 @@
> +qcom,dispcc-sm8250.h
> \ No newline at end of file
> --
> 2.34.1
>
next prev parent reply other threads:[~2022-05-03 17:26 UTC|newest]
Thread overview: 21+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-05-03 13:04 [PATCH v2 1/8] clk: qcom: rcg2: Cache rate changes for parked RCGs Robert Foss
2022-05-03 13:04 ` [PATCH v2 2/8] clk: Introduce CLK_ASSUME_ENABLED_WHEN_UNUSED Robert Foss
2022-05-03 15:02 ` Bjorn Andersson
2022-05-03 16:23 ` Robert Foss
2022-05-03 13:04 ` [PATCH v2 3/8] clk: qcom: sm8250-dispcc: Flag shared RCGs as assumed enable Robert Foss
2022-05-03 13:04 ` [PATCH v2 4/8] clk: qcom: add support for SM8350 GPUCC Robert Foss
2022-05-03 17:21 ` Bjorn Andersson
2022-05-03 20:39 ` Jonathan Marek
2022-05-04 12:24 ` Robert Foss
2022-05-03 13:04 ` [PATCH v2 5/8] dt-bindings: clock: Add Qcom SM8350 GPUCC bindings Robert Foss
2022-05-03 17:24 ` Bjorn Andersson
2022-05-03 13:04 ` [PATCH v2 6/8] clk: qcom: add support for SM8350 DISPCC Robert Foss
2022-05-03 17:25 ` Bjorn Andersson
2022-05-03 17:47 ` Robert Foss
2022-05-03 13:04 ` [PATCH v2 7/8] dt-bindings: clock: Add Qcom SM8350 DISPCC bindings Robert Foss
2022-05-03 17:26 ` Bjorn Andersson [this message]
2022-05-03 17:47 ` Robert Foss
2022-05-03 13:04 ` [PATCH v2 8/8] arm64: dts: qcom: sm8350: Add DISPCC node Robert Foss
2022-05-03 17:27 ` Bjorn Andersson
2022-05-03 15:01 ` [PATCH v2 1/8] clk: qcom: rcg2: Cache rate changes for parked RCGs Bjorn Andersson
2022-05-03 16:23 ` Robert Foss
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YnFlzOxrjrfBaaSs@builder.lan \
--to=bjorn.andersson@linaro.org \
--cc=agross@kernel.org \
--cc=anischal@codeaurora.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.baryshkov@linaro.org \
--cc=jonathan@marek.ca \
--cc=krzk+dt@kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=robert.foss@linaro.org \
--cc=robh+dt@kernel.org \
--cc=robh@kernel.org \
--cc=sboyd@kernel.org \
--cc=tdas@codeaurora.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).