From: Richard Cochran <richardcochran@gmail.com>
To: Naveen Mamindlapalli <naveenm@marvell.com>
Cc: kuba@kernel.org, davem@davemloft.net, edumazet@google.com,
pabeni@redhat.com, netdev@vger.kernel.org,
linux-kernel@vger.kernel.org, sgoutham@marvell.com,
hkelam@marvell.com
Subject: Re: [net-next PATCH 0/4] Add PTP support for CN10K silicon
Date: Sat, 10 Sep 2022 07:41:56 -0700 [thread overview]
Message-ID: <YxyiNLh4/0jSStwc@hoboy.vegasvil.org> (raw)
In-Reply-To: <20220910075416.22887-1-naveenm@marvell.com>
On Sat, Sep 10, 2022 at 01:24:12PM +0530, Naveen Mamindlapalli wrote:
> This patchset adds PTP support for CN10K silicon, specifically
> to workaround few hardware issues and to add 1-step mode.
>
> Patchset overview:
>
> Patch #1 returns correct ptp timestamp in nanoseconds captured
> when external timestamp event occurs.
>
> Patch #2 adds 1-step mode support.
>
> Patch #3 implements software workaround to generate PPS output properly.
>
> Patch #4 provides a software workaround for the rollover register default
> value, which causes ptp to return the wrong timestamp.
>
> Hariprasad Kelam (1):
> octeontx2-pf: Add support for ptp 1-step mode on CN10K silicon
>
> Naveen Mamindlapalli (3):
> octeontx2-af: return correct ptp timestamp for CN10K silicon
> octeontx2-af: Add PTP PPS Errata workaround on CN10K silicon
> octeontx2-af: Initialize PTP_SEC_ROLLOVER register properly
For the series:
Acked-by: Richard Cochran <richardcochran@gmail.com>
next prev parent reply other threads:[~2022-09-10 14:42 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-09-10 7:54 [net-next PATCH 0/4] Add PTP support for CN10K silicon Naveen Mamindlapalli
2022-09-10 7:54 ` [net-next PATCH 1/4] octeontx2-af: return correct ptp timestamp " Naveen Mamindlapalli
2022-09-10 7:54 ` [net-next PATCH 2/4] octeontx2-pf: Add support for ptp 1-step mode on " Naveen Mamindlapalli
2022-09-10 7:54 ` [net-next PATCH 3/4] octeontx2-af: Add PTP PPS Errata workaround " Naveen Mamindlapalli
2022-09-10 7:54 ` [net-next PATCH 4/4] octeontx2-af: Initialize PTP_SEC_ROLLOVER register properly Naveen Mamindlapalli
2022-09-10 14:41 ` Richard Cochran [this message]
2022-09-17 19:20 ` [net-next PATCH 0/4] Add PTP support for CN10K silicon patchwork-bot+netdevbpf
-- strict thread matches above, loose matches on Subject: below --
2022-07-30 12:28 Naveen Mamindlapalli
2022-07-28 12:16 Naveen Mamindlapalli
2022-07-30 3:25 ` Jakub Kicinski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YxyiNLh4/0jSStwc@hoboy.vegasvil.org \
--to=richardcochran@gmail.com \
--cc=davem@davemloft.net \
--cc=edumazet@google.com \
--cc=hkelam@marvell.com \
--cc=kuba@kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=naveenm@marvell.com \
--cc=netdev@vger.kernel.org \
--cc=pabeni@redhat.com \
--cc=sgoutham@marvell.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).