From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-6.4 required=3.0 tests=BUG6152_INVALID_DATE_TZ_ABSURD,DKIMWL_WL_HIGH,DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,INCLUDES_PATCH,INVALID_DATE_TZ_ABSURD,MAILING_LIST_MULTI, SIGNED_OFF_BY,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E1DFBC17448 for ; Tue, 12 Nov 2019 12:43:00 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id B9C5A2084E for ; Tue, 12 Nov 2019 12:43:00 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1573562580; bh=Z/dfxL38W3PelRcWB7GKsOnqWCP/PRkfZriRZxzpvAA=; h=To:Subject:Date:From:Cc:In-Reply-To:References:List-ID:From; b=vNOkArLIhXW7r8c9eMy5Cn21Cq3gsgVZ2cskEHjqBwwYKvNDKvs+9ESFaVGaH3oOu M2PlZKaYsNj51xFIlqwUVRwRQXaZ3q1l+xjA+TdLTMGXvBoFQkLacgfBVjdHZJydVG /Ncv0CPMeLdnpJaFlS8pSMtpH1WXjBMoEbFEQAmk= Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727032AbfKLMnA (ORCPT ); Tue, 12 Nov 2019 07:43:00 -0500 Received: from inca-roads.misterjones.org ([213.251.177.50]:48179 "EHLO inca-roads.misterjones.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726188AbfKLMm7 (ORCPT ); Tue, 12 Nov 2019 07:42:59 -0500 Received: from www-data by cheepnis.misterjones.org with local (Exim 4.80) (envelope-from ) id 1iUVVR-0007EZ-3z; Tue, 12 Nov 2019 13:42:49 +0100 To: Yash Shah Subject: Re: [PATCH 1/4] irqchip: sifive: Support hierarchy irq domain X-PHP-Originating-Script: 0:main.inc MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8; format=flowed Content-Transfer-Encoding: 7bit Date: Tue, 12 Nov 2019 13:52:09 +0109 From: Marc Zyngier Cc: , , , , , "Paul Walmsley ( Sifive)" , , , , , , Sagar Kadam , , , , , Sachin Ghadi In-Reply-To: <1573560684-48104-2-git-send-email-yash.shah@sifive.com> References: <1573560684-48104-1-git-send-email-yash.shah@sifive.com> <1573560684-48104-2-git-send-email-yash.shah@sifive.com> Message-ID: X-Sender: maz@kernel.org User-Agent: Roundcube Webmail/0.7.2 X-SA-Exim-Connect-IP: X-SA-Exim-Rcpt-To: yash.shah@sifive.com, linus.walleij@linaro.org, bgolaszewski@baylibre.com, robh+dt@kernel.org, mark.rutland@arm.com, palmer@dabbelt.com, paul.walmsley@sifive.com, aou@eecs.berkeley.edu, tglx@linutronix.de, jason@lakedaemon.net, bmeng.cn@gmail.com, atish.patra@wdc.com, sagar.kadam@sifive.com, linux-gpio@vger.kernel.org, devicetree@vger.kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, sachin.ghadi@sifive.com X-SA-Exim-Mail-From: maz@kernel.org X-SA-Exim-Scanned: No (on cheepnis.misterjones.org); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2019-11-12 13:21, Yash Shah wrote: > Add support for hierarchy irq domains. This is needed as > pre-requisite for > gpio-sifive driver. > > Signed-off-by: Yash Shah > --- > drivers/irqchip/Kconfig | 1 + > drivers/irqchip/irq-sifive-plic.c | 41 > +++++++++++++++++++++++++++++++++++---- > 2 files changed, 38 insertions(+), 4 deletions(-) > > diff --git a/drivers/irqchip/Kconfig b/drivers/irqchip/Kconfig > index ccbb897..a398552 100644 > --- a/drivers/irqchip/Kconfig > +++ b/drivers/irqchip/Kconfig > @@ -488,6 +488,7 @@ endmenu > config SIFIVE_PLIC > bool "SiFive Platform-Level Interrupt Controller" > depends on RISCV > + select IRQ_DOMAIN_HIERARCHY > help > This enables support for the PLIC chip found in SiFive (and > potentially other) RISC-V systems. The PLIC controls devices > diff --git a/drivers/irqchip/irq-sifive-plic.c > b/drivers/irqchip/irq-sifive-plic.c > index 7d0a12f..2fa1c84 100644 > --- a/drivers/irqchip/irq-sifive-plic.c > +++ b/drivers/irqchip/irq-sifive-plic.c > @@ -154,15 +154,48 @@ static struct irq_chip plic_chip = { > static int plic_irqdomain_map(struct irq_domain *d, unsigned int > irq, > irq_hw_number_t hwirq) > { > - irq_set_chip_and_handler(irq, &plic_chip, handle_fasteoi_irq); > - irq_set_chip_data(irq, NULL); > + irq_domain_set_info(d, irq, hwirq, &plic_chip, d->host_data, > + handle_fasteoi_irq, NULL, NULL); > irq_set_noprobe(irq); > return 0; > } > > +static int plic_irq_domain_translate(struct irq_domain *d, > + struct irq_fwspec *fwspec, > + unsigned long *hwirq, unsigned int *type) > +{ > + if (WARN_ON(fwspec->param_count < 1)) > + return -EINVAL; > + *hwirq = fwspec->param[0]; > + *type = IRQ_TYPE_NONE; > + return 0; > +} This is actually what should be called irq_domain_translate_onecell(). Consider implementing that instead, and using it in this driver. I'm pretty sure other drivers could use it (I spotted irq-nvic.c). > + > +static int plic_irq_domain_alloc(struct irq_domain *domain, unsigned > int virq, > + unsigned int nr_irqs, void *arg) > +{ > + int i, ret; > + irq_hw_number_t hwirq; > + unsigned int type = IRQ_TYPE_NONE; > + struct irq_fwspec *fwspec = arg; > + > + ret = plic_irq_domain_translate(domain, fwspec, &hwirq, &type); > + if (ret) > + return ret; > + > + for (i = 0; i < nr_irqs; i++) { > + ret = plic_irqdomain_map(domain, virq + i, hwirq + i); > + if (ret) > + return ret; > + } > + > + return 0; > +} > + > static const struct irq_domain_ops plic_irqdomain_ops = { > - .map = plic_irqdomain_map, > - .xlate = irq_domain_xlate_onecell, > + .translate = plic_irq_domain_translate, > + .alloc = plic_irq_domain_alloc, > + .free = irq_domain_free_irqs_top, > }; > > static struct irq_domain *plic_irqdomain; Otherwise, looks OK. Thanks, M. -- Jazz is not dead. It just smells funny...