From mboxrd@z Thu Jan  1 00:00:00 1970
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1759453AbcIHTgc (ORCPT <rfc822;w@1wt.eu>);
        Thu, 8 Sep 2016 15:36:32 -0400
Received: from Galois.linutronix.de ([146.0.238.70]:45665 "EHLO
        Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1758508AbcIHTgb (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 8 Sep 2016 15:36:31 -0400
Date: Thu, 8 Sep 2016 21:33:37 +0200 (CEST)
From: Thomas Gleixner <tglx@linutronix.de>
To: Fenghua Yu <fenghua.yu@intel.com>
cc: "H. Peter Anvin" <h.peter.anvin@intel.com>,
        Ingo Molnar <mingo@elte.hu>, Tony Luck <tony.luck@intel.com>,
        Peter Zijlstra <peterz@infradead.org>, Tejun Heo <tj@kernel.org>,
        Borislav Petkov <bp@suse.de>, Stephane Eranian <eranian@google.com>,
        Marcelo Tosatti <mtosatti@redhat.com>,
        David Carrillo-Cisneros <davidcc@google.com>, Shaohua Li <shli@fb.com>,
        Ravi V Shankar <ravi.v.shankar@intel.com>,
        Vikas Shivappa <vikas.shivappa@linux.intel.com>,
        Sai Prakhya <sai.praneeth.prakhya@intel.com>,
        linux-kernel <linux-kernel@vger.kernel.org>, x86 <x86@kernel.org>
Subject: Re: [PATCH v2 02/33] Documentation, ABI: Add a document entry for
 cache id
In-Reply-To: <1473328647-33116-3-git-send-email-fenghua.yu@intel.com>
Message-ID: <alpine.DEB.2.20.1609082131540.5454@nanos>
References: <1473328647-33116-1-git-send-email-fenghua.yu@intel.com> <1473328647-33116-3-git-send-email-fenghua.yu@intel.com>
User-Agent: Alpine 2.20 (DEB 67 2015-01-07)
MIME-Version: 1.0
Content-Type: text/plain; charset=US-ASCII
Sender: linux-kernel-owner@vger.kernel.org
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, 8 Sep 2016, Fenghua Yu wrote:
> +What:		/sys/devices/system/cpu/cpu*/cache/index*/id
> +Date:		July 2016
> +Contact:	Linux kernel mailing list <linux-kernel@vger.kernel.org>
> +Description:	Cache id
> +
> +		The id identifies a hardware cache of the system within a given
> +		cache index in a set of cache indices. The "index" name is
> +		simply a nomenclature from CPUID's leaf 4 which enumerates all
> +		caches on the system by referring to each one as a cache index.
> +		The (cache index, cache id) pair is unique for the whole
> +		system.
> +
> +		Currently id is implemented on x86. On other platforms, id is
> +		not enabled yet.

And it never will be available on anything else than x86 because there is
no other architecture providing CPUID leaf 4 ....

If you want this to be generic then get rid of the x86isms in the
explanation and describe the x86 specific part seperately.

Thanks,

	tglx