* [PATCH v2 0/2] MIPS: SiByte: Handle PCI DMA with 64-bit memory addressing
@ 2018-11-12 14:18 Maciej W. Rozycki
0 siblings, 0 replies; only message in thread
From: Maciej W. Rozycki @ 2018-11-12 14:18 UTC (permalink / raw)
To: Ralf Baechle, Paul Burton; +Cc: Christoph Hellwig, linux-mips, linux-kernel
Hi,
This mini patch series enables correct support for DMA in the presence of
memory outside the 32-bit address range with the Broadcom SiByte SOCs and
the relevant development boards.
There is a quirk in the BCM1250, BCM1125 and BCM1125H SOCs in that their
onchip 32-bit PCI host bridge does not support DAC, however the HT link
(where available) does support 40-bit addressing as per the HT spec.
Therefore the first patch sets the bus mask accordingly, and then the
second patch enables swiotlb. See individual change descriptions for
additional details; there's also a further discussion alongside.
This has been verified with a Broadcom SWARM board equipped with 3200MiB
of RAM (2176MiB of which the address decoder in the SOC maps above 4GiB),
a pair of DEFPA FDDI adapters and an XHCI USB adapter. There were also
some other PCI and PCIe devices present in the system, though not actively
used beyond being probed at boot, and none has shown any symptoms of
breakage.
This v2 of the series updates the original one according to feedback
received from Christoph Hellwig.
Please apply.
Maciej
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2018-11-12 14:20 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2018-11-12 14:18 [PATCH v2 0/2] MIPS: SiByte: Handle PCI DMA with 64-bit memory addressing Maciej W. Rozycki
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).