From: Cyrille Pitchen <cyrille.pitchen@wedev4u.fr>
To: Ludovic Barre <ludovic.Barre@st.com>,
Cyrille Pitchen <cyrille.pitchen@atmel.com>,
Marek Vasut <marek.vasut@gmail.com>
Cc: Boris Brezillon <boris.brezillon@free-electrons.com>,
Alexandre Torgue <alexandre.torgue@st.com>,
devicetree@vger.kernel.org, Richard Weinberger <richard@nod.at>,
linux-kernel@vger.kernel.org, Rob Herring <robh+dt@kernel.org>,
linux-mtd@lists.infradead.org,
Brian Norris <computersforpeace@gmail.com>,
David Woodhouse <dwmw2@infradead.org>
Subject: Re: [PATCH v4 1/2] dt-bindings: Document the STM32 QSPI bindings
Date: Sun, 16 Apr 2017 18:53:06 +0200 [thread overview]
Message-ID: <b62272c9-027c-9c9b-42f0-1056d88aac7c@wedev4u.fr> (raw)
In-Reply-To: <1492103757-22375-2-git-send-email-ludovic.Barre@st.com>
Hi all,
Rob, is this version ok for you? If so, I can take it into the
github/spi-nor tree.
Best regards,
Cyrille
Le 13/04/2017 à 19:15, Ludovic Barre a écrit :
> From: Ludovic Barre <ludovic.barre@st.com>
>
> This patch adds documentation of device tree bindings for the STM32
> QSPI controller.
>
> Signed-off-by: Ludovic Barre <ludovic.barre@st.com>
> ---
> .../devicetree/bindings/mtd/stm32-quadspi.txt | 43 ++++++++++++++++++++++
> 1 file changed, 43 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/mtd/stm32-quadspi.txt
>
> diff --git a/Documentation/devicetree/bindings/mtd/stm32-quadspi.txt b/Documentation/devicetree/bindings/mtd/stm32-quadspi.txt
> new file mode 100644
> index 0000000..ddd18c1
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/mtd/stm32-quadspi.txt
> @@ -0,0 +1,43 @@
> +* STMicroelectronics Quad Serial Peripheral Interface(QuadSPI)
> +
> +Required properties:
> +- compatible: should be "st,stm32f469-qspi"
> +- reg: the first contains the register location and length.
> + the second contains the memory mapping address and length
> +- reg-names: should contain the reg names "qspi" "qspi_mm"
> +- interrupts: should contain the interrupt for the device
> +- clocks: the phandle of the clock needed by the QSPI controller
> +- A pinctrl must be defined to set pins in mode of operation for QSPI transfer
> +
> +Optional properties:
> +- resets: must contain the phandle to the reset controller.
> +
> +A spi flash must be a child of the nor_flash node and could have some
> +properties. Also see jedec,spi-nor.txt.
> +
> +Required properties:
> +- reg: chip-Select number (QSPI controller may connect 2 nor flashes)
> +- spi-max-frequency: max frequency of spi bus
> +
> +Optional property:
> +- spi-rx-bus-width: see ../spi/spi-bus.txt for the description
> +
> +Example:
> +
> +qspi: spi@a0001000 {
> + compatible = "st,stm32f469-qspi";
> + reg = <0xa0001000 0x1000>, <0x90000000 0x10000000>;
> + reg-names = "qspi", "qspi_mm";
> + interrupts = <91>;
> + resets = <&rcc STM32F4_AHB3_RESET(QSPI)>;
> + clocks = <&rcc 0 STM32F4_AHB3_CLOCK(QSPI)>;
> + pinctrl-names = "default";
> + pinctrl-0 = <&pinctrl_qspi0>;
> +
> + flash@0 {
> + reg = <0>;
> + spi-rx-bus-width = <4>;
> + spi-max-frequency = <108000000>;
> + ...
> + };
> +};
>
next prev parent reply other threads:[~2017-04-16 17:28 UTC|newest]
Thread overview: 10+ messages / expand[flat|nested] mbox.gz Atom feed top
2017-04-13 17:15 [PATCH v4 0/2] mtd: spi-nor: add stm32 qspi driver Ludovic Barre
2017-04-13 17:15 ` [PATCH v4 1/2] dt-bindings: Document the STM32 QSPI bindings Ludovic Barre
2017-04-16 16:53 ` Cyrille Pitchen [this message]
2017-05-02 1:09 ` Brian Norris
2017-05-03 20:49 ` Cyrille Pitchen
2017-04-19 22:35 ` Rob Herring
2017-04-13 17:15 ` [PATCH v4 2/2] mtd: spi-nor: add driver for STM32 quad spi flash controller Ludovic Barre
2017-04-14 16:15 ` Marek Vasut
2017-04-16 17:11 ` Cyrille Pitchen
2017-05-02 1:05 ` Brian Norris
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b62272c9-027c-9c9b-42f0-1056d88aac7c@wedev4u.fr \
--to=cyrille.pitchen@wedev4u.fr \
--cc=alexandre.torgue@st.com \
--cc=boris.brezillon@free-electrons.com \
--cc=computersforpeace@gmail.com \
--cc=cyrille.pitchen@atmel.com \
--cc=devicetree@vger.kernel.org \
--cc=dwmw2@infradead.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=ludovic.Barre@st.com \
--cc=marek.vasut@gmail.com \
--cc=richard@nod.at \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).