From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Viorel Suman <viorel.suman@nxp.com>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Michael Turquette <mturquette@baylibre.com>,
Stephen Boyd <sboyd@kernel.org>,
Dmitry Torokhov <dmitry.torokhov@gmail.com>,
Srinivas Kandagatla <srinivas.kandagatla@linaro.org>,
Dong Aisheng <aisheng.dong@nxp.com>,
Fabio Estevam <festevam@gmail.com>,
Shawn Guo <shawnguo@kernel.org>, Stefan Agner <stefan@agner.ch>,
Pengutronix Kernel Team <kernel@pengutronix.de>,
Linus Walleij <linus.walleij@linaro.org>,
Alessandro Zummo <a.zummo@towertech.it>,
Alexandre Belloni <alexandre.belloni@bootlin.com>,
"Rafael J. Wysocki" <rafael@kernel.org>,
Daniel Lezcano <daniel.lezcano@linaro.org>,
Amit Kucheria <amitk@kernel.org>, Zhang Rui <rui.zhang@intel.com>,
Wim Van Sebroeck <wim@linux-watchdog.org>,
Guenter Roeck <linux@roeck-us.net>,
Sascha Hauer <s.hauer@pengutronix.de>,
NXP Linux Team <linux-imx@nxp.com>,
Abel Vesa <abelvesa@kernel.org>,
Oliver Graute <oliver.graute@kococonnector.com>,
Mirela Rabulea <mirela.rabulea@nxp.com>,
Peng Fan <peng.fan@nxp.com>, Liu Ying <victor.liu@nxp.com>,
Ming Qian <ming.qian@nxp.com>,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-clk@vger.kernel.org, linux-input@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-rtc@vger.kernel.org,
linux-pm@vger.kernel.org, linux-watchdog@vger.kernel.org,
linux-arm-kernel@lists.infradead.org
Cc: Abel Vesa <abel.vesa@nxp.com>
Subject: Re: [PATCH v5 10/14] dt-bindings: firmware: Add fsl,scu yaml file
Date: Fri, 24 Jun 2022 12:25:44 +0200 [thread overview]
Message-ID: <b653d7af-f846-abb2-d260-3ce615b070a4@linaro.org> (raw)
In-Reply-To: <20220616164303.790379-11-viorel.suman@nxp.com>
On 16/06/2022 18:42, Viorel Suman wrote:
> From: Abel Vesa <abel.vesa@nxp.com>
>
> In order to replace the fsl,scu txt file from bindings/arm/freescale,
> we need to split it between the right subsystems. This patch adds the
> fsl,scu.yaml in the firmware bindings folder. This one is only for
> the main SCU node. The old txt file will be removed only after all
> the child nodes have been properly switch to yaml.
>
> Signed-off-by: Abel Vesa <abel.vesa@nxp.com>
> Signed-off-by: Viorel Suman <viorel.suman@nxp.com>
> ---
> .../devicetree/bindings/firmware/fsl,scu.yaml | 170 ++++++++++++++++++
> 1 file changed, 170 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/firmware/fsl,scu.yaml
>
> diff --git a/Documentation/devicetree/bindings/firmware/fsl,scu.yaml b/Documentation/devicetree/bindings/firmware/fsl,scu.yaml
> new file mode 100644
> index 000000000000..a28f729bfadb
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/firmware/fsl,scu.yaml
> @@ -0,0 +1,170 @@
> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
> +%YAML 1.2
> +---
> +$id: http://devicetree.org/schemas/firmware/fsl,scu.yaml#
> +$schema: http://devicetree.org/meta-schemas/core.yaml#
> +
> +title: NXP i.MX System Controller Firmware (SCFW)
> +
> +maintainers:
> + - Dong Aisheng <aisheng.dong@nxp.com>
> +
> +description: System Controller Device Node
> + The System Controller Firmware (SCFW) is a low-level system function
> + which runs on a dedicated Cortex-M core to provide power, clock, and
> + resource management. It exists on some i.MX8 processors. e.g. i.MX8QM
> + (QM, QP), and i.MX8QX (QXP, DX).
> + The AP communicates with the SC using a multi-ported MU module found
> + in the LSIO subsystem. The current definition of this MU module provides
> + 5 remote AP connections to the SC to support up to 5 execution environments
> + (TZ, HV, standard Linux, etc.). The SC side of this MU module interfaces
> + with the LSIO DSC IP bus. The SC firmware will communicate with this MU
> + using the MSI bus.
> +
> +properties:
> + $nodename:
> + const: 'scu'
Why enforcing node name? Second point is that node names should be
generic, so I wonder what "SCU" exactly means and whether it is generic?
> +
> + compatible:
> + const: fsl,imx-scu
> +
> + clock-controller:
> + description: |
> + $ref: /schemas/clock/fsl,scu-clk.yaml
That's not a valid syntax. ref is not part of description
> + Clock controller node that provides the clocks controlled by the SCU
> +
> + imx8qx-ocotp:
> + description: |
> + $ref: /schemas/nvmem/fsl,scu-ocotp.yaml
> + OCOTP controller node provided by the SCU
> +
> + keys:
> + description: |
> + $ref: /schemas/input/fsl,scu-key.yaml
> + Keys provided by the SCU
> +
> + mboxes:
> + description: |
> + $ref: /schemas/mailbox/fsl,mu.yaml
> + List of phandle of 4 MU channels for tx, 4 MU channels for
> + rx, and 1 optional MU channel for general interrupt.
> + All MU channels must be in the same MU instance.
> + Cross instances are not allowed. The MU instance can only
> + be one of LSIO MU0~M4 for imx8qxp and imx8qm. Users need
> + to make sure use the one which is not conflict with other
> + execution environments. e.g. ATF.
> + minItems: 1
> + maxItems: 10
> +
> + mbox-names:
> + description:
> + include "gip3" if want to support general MU interrupt.
> + minItems: 1
> + maxItems: 10
> +
> + pinctrl:
> + description: |
> + $ref: /schemas/pinctrl/fsl,scu-pinctrl.yaml
> + Pin controller provided by the SCU
> +
> + power-controller:
> + description: |
> + $ref: /schemas/power/fsl,scu-pd.yaml
> + Power domains controller node that provides the power domains
> + controlled by the SCU
> +
> + rtc:
> + description: |
> + $ref: /schemas/rtc/fsl,scu-rtc.yaml
> + RTC controller provided by the SCU
> +
> + thermal-sensor:
> + description: |
> + $ref: /schemas/thermal/fsl,scu-thermal.yaml
> + Thermal sensor provided by the SCU
> +
> + watchdog:
> + description: |
> + $ref: /schemas/watchdog/fsl,scu-wdt.yaml
> + Watchdog controller provided by the SCU
> +
> +required:
> + - compatible
> + - mbox-names
> + - mboxes
> +
> +additionalProperties: false
> +
> +examples:
> + - |
> + #include <dt-bindings/firmware/imx/rsrc.h>
> + #include <dt-bindings/input/input.h>
> + #include <dt-bindings/pinctrl/pads-imx8qxp.h>
> +
> + firmware {
> + scu {
> + compatible = "fsl,imx-scu";
> + mbox-names = "tx0", "tx1", "tx2", "tx3",
> + "rx0", "rx1", "rx2", "rx3",
> + "gip3";
> + mboxes = <&lsio_mu1 0 0
> + &lsio_mu1 0 1
> + &lsio_mu1 0 2
> + &lsio_mu1 0 3
> + &lsio_mu1 1 0
> + &lsio_mu1 1 1
> + &lsio_mu1 1 2
> + &lsio_mu1 1 3
> + &lsio_mu1 3 3>;
> +
> + clock-controller {
> + compatible = "fsl,imx8qxp-clk", "fsl,scu-clk";
> + #clock-cells = <2>;
> + };
> +
> + pinctrl {
> + compatible = "fsl,imx8qxp-iomuxc";
> +
> + pinctrl_lpuart0: lpuart0grp {
> + fsl,pins = <
> + IMX8QXP_UART0_RX_ADMA_UART0_RX 0x06000020
> + IMX8QXP_UART0_TX_ADMA_UART0_TX 0x06000020
> + >;
> + };
> + };
> +
> + imx8qx-ocotp {
> + compatible = "fsl,imx8qxp-scu-ocotp";
> + #address-cells = <1>;
> + #size-cells = <1>;
> +
> + fec_mac0: mac@2c4 {
> + reg = <0x2c4 6>;
> + };
> + };
> +
> + power-controller {
> + compatible = "fsl,imx8qxp-scu-pd", "fsl,scu-pd";
> + #power-domain-cells = <1>;
> + };
> +
> + rtc {
> + compatible = "fsl,imx8qxp-sc-rtc";
> + };
> +
> + keys {
> + compatible = "fsl,imx8qxp-sc-key", "fsl,imx-sc-key";
> + linux,keycodes = <KEY_POWER>;
> + };
> +
> + watchdog {
> + compatible = "fsl,imx8qxp-sc-wdt", "fsl,imx-sc-wdt";
> + timeout-sec = <60>;
> + };
> +
> + thermal-sensor {
> + compatible = "fsl,imx8qxp-sc-thermal", "fsl,imx-sc-thermal";
> + #thermal-sensor-cells = <1>;
> + };
> + };
> + };
Best regards,
Krzysztof
next prev parent reply other threads:[~2022-06-24 10:25 UTC|newest]
Thread overview: 26+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-06-16 16:42 [PATCH v5 00/14] dt-bindings: arm: freescale: Switch fsl,scu from txt to yaml Viorel Suman
2022-06-16 16:42 ` [PATCH v5 01/14] arm64: dts: freescale: imx8qxp: Fix thermal zone name for cpu0 Viorel Suman
2022-06-16 16:42 ` [PATCH v5 02/14] dt-bindings: clk: imx: Add fsl,scu-clk yaml file Viorel Suman
2022-06-24 10:05 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 03/14] dt-bindings: pinctrl: imx: Add fsl,scu-iomux " Viorel Suman
2022-06-24 10:09 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 04/14] dt-bindings: input: Add fsl,scu-key " Viorel Suman
2022-06-24 10:14 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 05/14] dt-bindings: nvmem: Add fsl,scu-ocotp " Viorel Suman
2022-06-24 10:15 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 06/14] dt-bindings: power: Add fsl,scu-pd " Viorel Suman
2022-06-24 10:16 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 07/14] dt-bindings: rtc: Add fsl,scu-rtc " Viorel Suman
2022-06-24 10:17 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 08/14] dt-bindings: thermal: Add fsl,scu-thermal " Viorel Suman
2022-06-24 10:18 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 09/14] dt-bindings: watchdog: Add fsl,scu-wdt " Viorel Suman
2022-06-24 10:19 ` Krzysztof Kozlowski
2022-06-16 16:42 ` [PATCH v5 10/14] dt-bindings: firmware: Add fsl,scu " Viorel Suman
2022-06-24 10:25 ` Krzysztof Kozlowski [this message]
2022-06-27 11:49 ` Viorel Suman
2022-06-27 12:06 ` Krzysztof Kozlowski
2022-06-16 16:43 ` [PATCH v5 11/14] arm64: dts: freescale: imx8: Fix power controller name Viorel Suman
2022-06-16 16:43 ` [PATCH v5 12/14] arm64: dts: freescale: imx8qxp: Add fallback compatible for clock controller Viorel Suman
2022-06-16 16:43 ` [PATCH v5 13/14] arm64: dts: freescale: imx8qxp: Fix the keys node name Viorel Suman
2022-06-16 16:43 ` [PATCH v5 14/14] dt-bindings: arm: freescale: Remove fsl,scu txt file Viorel Suman
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=b653d7af-f846-abb2-d260-3ce615b070a4@linaro.org \
--to=krzysztof.kozlowski@linaro.org \
--cc=a.zummo@towertech.it \
--cc=abel.vesa@nxp.com \
--cc=abelvesa@kernel.org \
--cc=aisheng.dong@nxp.com \
--cc=alexandre.belloni@bootlin.com \
--cc=amitk@kernel.org \
--cc=daniel.lezcano@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dmitry.torokhov@gmail.com \
--cc=festevam@gmail.com \
--cc=kernel@pengutronix.de \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-imx@nxp.com \
--cc=linux-input@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=linux-rtc@vger.kernel.org \
--cc=linux-watchdog@vger.kernel.org \
--cc=linux@roeck-us.net \
--cc=ming.qian@nxp.com \
--cc=mirela.rabulea@nxp.com \
--cc=mturquette@baylibre.com \
--cc=oliver.graute@kococonnector.com \
--cc=peng.fan@nxp.com \
--cc=rafael@kernel.org \
--cc=robh+dt@kernel.org \
--cc=rui.zhang@intel.com \
--cc=s.hauer@pengutronix.de \
--cc=sboyd@kernel.org \
--cc=shawnguo@kernel.org \
--cc=srinivas.kandagatla@linaro.org \
--cc=stefan@agner.ch \
--cc=victor.liu@nxp.com \
--cc=viorel.suman@nxp.com \
--cc=wim@linux-watchdog.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).