From: Robert Marko <robimarko@gmail.com>
To: Sricharan Ramabadhran <quic_srichara@quicinc.com>,
agross@kernel.org, andersson@kernel.org,
konrad.dybcio@linaro.org, robh+dt@kernel.org,
krzysztof.kozlowski+dt@linaro.org, mturquette@baylibre.com,
sboyd@kernel.org, ulf.hansson@linaro.org,
linus.walleij@linaro.org, catalin.marinas@arm.com,
will@kernel.org, p.zabel@pengutronix.de,
linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org, linux-mmc@vger.kernel.org,
linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: Re: [PATCH v4 2/8] clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018
Date: Thu, 11 May 2023 12:55:45 +0200 [thread overview]
Message-ID: <db104b16-2d28-7e09-e195-6de5e1653ce1@gmail.com> (raw)
In-Reply-To: <20230510134121.1232286-3-quic_srichara@quicinc.com>
> +
> +static const struct freq_tbl ftbl_sdcc1_apps_clk_src[] = {
> + F(143713, P_XO, 1, 1, 167),
> + F(400000, P_XO, 1, 1, 60),
> + F(24000000, P_XO, 1, 0, 0),
> + F(48000000, P_GPLL2, 12, 1, 2),
> + F(96000000, P_GPLL2, 12, 0, 0),
> + F(177777778, P_GPLL0, 1, 2, 9),
> + F(192000000, P_GPLL2, 6, 0, 0),
> + F(200000000, P_GPLL0, 4, 0, 0),
> + { }
> +};
> +
> +static struct clk_rcg2 sdcc1_apps_clk_src = {
> + .cmd_rcgr = 0x42004,
> + .freq_tbl = ftbl_sdcc1_apps_clk_src,
> + .mnd_width = 8,
> + .hid_width = 5,
> + .parent_map = gcc_xo_gpll0_gpll2_gpll0_out_main_div2_map,
> + .clkr.hw.init = &(struct clk_init_data) {
> + .name = "sdcc1_apps_clk_src",
> + .parent_data = gcc_xo_gpll0_gpll2_gpll0_out_main_div2,
> + .num_parents = ARRAY_SIZE(gcc_xo_gpll0_gpll2_gpll0_out_main_div2),
> + .ops = &clk_rcg2_ops,
Hi,
SDCC clocks should be using "clk_rcg2_floor_ops" to round down and avoid
overclocking
the cards and kernel will warn about it:
[ 1.016194] mmc0: Card appears overclocked; req 52000000 Hz, actual
96000000 Hz
[ 1.016278] mmc0: Card appears overclocked; req 52000000 Hz, actual
96000000 Hz
Regards,
Robert
next prev parent reply other threads:[~2023-05-11 10:55 UTC|newest]
Thread overview: 27+ messages / expand[flat|nested] mbox.gz Atom feed top
2023-05-10 13:41 [PATCH v4 0/8] Add minimal boot support for IPQ5018 Sricharan Ramabadhran
2023-05-10 13:41 ` [PATCH v4 1/8] dt-bindings: arm64: Add IPQ5018 clock and reset Sricharan Ramabadhran
2023-05-10 13:41 ` [PATCH v4 2/8] clk: qcom: Add Global Clock controller (GCC) driver for IPQ5018 Sricharan Ramabadhran
2023-05-11 10:55 ` Robert Marko [this message]
2023-05-26 19:17 ` Konrad Dybcio
2023-06-13 13:16 ` Sricharan Ramabadhran
2023-06-13 15:23 ` Konrad Dybcio
2023-06-14 11:00 ` Sricharan Ramabadhran
2023-06-14 12:17 ` Konrad Dybcio
2023-05-10 13:41 ` [PATCH v4 3/8] dt-bindings: pinctrl: qcom: Add support for ipq5018 Sricharan Ramabadhran
2023-05-10 14:26 ` Krzysztof Kozlowski
2023-05-10 13:41 ` [PATCH v4 4/8] pinctrl: qcom: Add IPQ5018 pinctrl driver Sricharan Ramabadhran
2023-05-10 14:24 ` andy.shevchenko
2023-05-11 6:19 ` Sricharan Ramabadhran
2023-05-10 13:41 ` [PATCH v4 5/8] dt-bindings: qcom: Add ipq5018 bindings Sricharan Ramabadhran
2023-05-10 14:27 ` Krzysztof Kozlowski
2023-05-10 13:41 ` [PATCH v4 6/8] dt-bindings: firmware: document IPQ5018 SCM Sricharan Ramabadhran
2023-05-10 14:28 ` Krzysztof Kozlowski
2023-05-11 6:14 ` Sricharan Ramabadhran
2023-05-10 13:41 ` [PATCH v4 7/8] arm64: dts: Add ipq5018 SoC and rdp432-c2 board support Sricharan Ramabadhran
2023-05-10 14:30 ` Krzysztof Kozlowski
2023-05-11 10:24 ` Robert Marko
2023-05-11 10:54 ` Sricharan Ramabadhran
2023-05-11 10:59 ` Robert Marko
2023-05-12 7:42 ` Sricharan Ramabadhran
2023-05-10 13:41 ` [PATCH v4 8/8] arm64: defconfig: Enable IPQ5018 SoC base configs Sricharan Ramabadhran
2023-05-10 14:31 ` Krzysztof Kozlowski
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=db104b16-2d28-7e09-e195-6de5e1653ce1@gmail.com \
--to=robimarko@gmail.com \
--cc=agross@kernel.org \
--cc=andersson@kernel.org \
--cc=catalin.marinas@arm.com \
--cc=devicetree@vger.kernel.org \
--cc=konrad.dybcio@linaro.org \
--cc=krzysztof.kozlowski+dt@linaro.org \
--cc=linus.walleij@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-gpio@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mmc@vger.kernel.org \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=quic_srichara@quicinc.com \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).