From: Alex Ghiti <alex@ghiti.fr>
To: Anup Patel <anup@brainfault.org>
Cc: Paul Walmsley <paul.walmsley@sifive.com>,
Palmer Dabbelt <palmer@dabbelt.com>, Zong Li <zong.li@sifive.com>,
Christoph Hellwig <hch@lst.de>,
linux-riscv <linux-riscv@lists.infradead.org>,
"linux-kernel@vger.kernel.org List"
<linux-kernel@vger.kernel.org>,
Palmer Dabbelt <palmerdabbelt@google.com>
Subject: Re: [PATCH 7/8] riscv: Use pgtable_l4_enabled to output mmu type in cpuinfo
Date: Tue, 26 May 2020 12:26:48 -0400 [thread overview]
Message-ID: <e27f85e4-14d8-e5d8-3e52-f4bc0c34d760@ghiti.fr> (raw)
In-Reply-To: <CAAhSdy3JU8ae8Gx-4iNiOKbC027-Cgjc_8=BYEp1sO3pW6D5XA@mail.gmail.com>
Hi Anup,
Le 5/25/20 à 2:21 AM, Anup Patel a écrit :
> On Sun, May 24, 2020 at 2:47 PM Alexandre Ghiti <alex@ghiti.fr> wrote:
>> Now that the mmu type is determined at runtime using SATP
>> characteristic, use the global variable pgtable_l4_enabled to output
>> mmu type of the processor through /proc/cpuinfo instead of relying on
>> device tree infos.
>>
>> Signed-off-by: Alexandre Ghiti <alex@ghiti.fr>
>> Reviewed-by: Anup Patel <anup@brainfault.org>
>> Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
>> ---
>> arch/riscv/boot/dts/sifive/fu540-c000.dtsi | 4 ----
>> arch/riscv/kernel/cpu.c | 24 ++++++++++++----------
>> 2 files changed, 13 insertions(+), 15 deletions(-)
>>
>> diff --git a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
>> index 7db861053483..6138590a2229 100644
>> --- a/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
>> +++ b/arch/riscv/boot/dts/sifive/fu540-c000.dtsi
>> @@ -50,7 +50,6 @@
>> i-cache-size = <32768>;
>> i-tlb-sets = <1>;
>> i-tlb-size = <32>;
>> - mmu-type = "riscv,sv39";
>> reg = <1>;
>> riscv,isa = "rv64imafdc";
>> tlb-split;
>> @@ -74,7 +73,6 @@
>> i-cache-size = <32768>;
>> i-tlb-sets = <1>;
>> i-tlb-size = <32>;
>> - mmu-type = "riscv,sv39";
>> reg = <2>;
>> riscv,isa = "rv64imafdc";
>> tlb-split;
>> @@ -98,7 +96,6 @@
>> i-cache-size = <32768>;
>> i-tlb-sets = <1>;
>> i-tlb-size = <32>;
>> - mmu-type = "riscv,sv39";
>> reg = <3>;
>> riscv,isa = "rv64imafdc";
>> tlb-split;
>> @@ -122,7 +119,6 @@
>> i-cache-size = <32768>;
>> i-tlb-sets = <1>;
>> i-tlb-size = <32>;
>> - mmu-type = "riscv,sv39";
>> reg = <4>;
>> riscv,isa = "rv64imafdc";
>> tlb-split;
> Your PATCH6 is already doing the right thing by skipping CPU DT
> nodes that don't have "mmu-type" DT property.
>
> The "mmu-type" DT property is very critical for RUNTIME M-mode
> firmware (OpenSBI) because it tells whether a given CPU has MMU
> (or not). This is also in agreement with the current DT bindings
> document for RISC-V CPUs.
>
> I suggest to drop the change in sifive/fu540-c000.dtsi and rest of
> the patch is fine so my Reviewed-by still holds.
Ok I'll do that in v2, thanks.
Alex
> Regards,
> Anup
>
>> diff --git a/arch/riscv/kernel/cpu.c b/arch/riscv/kernel/cpu.c
>> index 40a3c442ac5f..38a699b997a8 100644
>> --- a/arch/riscv/kernel/cpu.c
>> +++ b/arch/riscv/kernel/cpu.c
>> @@ -8,6 +8,8 @@
>> #include <linux/of.h>
>> #include <asm/smp.h>
>>
>> +extern bool pgtable_l4_enabled;
>> +
>> /*
>> * Returns the hart ID of the given device tree node, or -ENODEV if the node
>> * isn't an enabled and valid RISC-V hart node.
>> @@ -54,18 +56,19 @@ static void print_isa(struct seq_file *f, const char *isa)
>> seq_puts(f, "\n");
>> }
>>
>> -static void print_mmu(struct seq_file *f, const char *mmu_type)
>> +static void print_mmu(struct seq_file *f)
>> {
>> + char sv_type[16];
>> +
>> #if defined(CONFIG_32BIT)
>> - if (strcmp(mmu_type, "riscv,sv32") != 0)
>> - return;
>> + strncpy(sv_type, "sv32", 5);
>> #elif defined(CONFIG_64BIT)
>> - if (strcmp(mmu_type, "riscv,sv39") != 0 &&
>> - strcmp(mmu_type, "riscv,sv48") != 0)
>> - return;
>> + if (pgtable_l4_enabled)
>> + strncpy(sv_type, "sv48", 5);
>> + else
>> + strncpy(sv_type, "sv39", 5);
>> #endif
>> -
>> - seq_printf(f, "mmu\t\t: %s\n", mmu_type+6);
>> + seq_printf(f, "mmu\t\t: %s\n", sv_type);
>> }
>>
>> static void *c_start(struct seq_file *m, loff_t *pos)
>> @@ -90,14 +93,13 @@ static int c_show(struct seq_file *m, void *v)
>> {
>> unsigned long cpu_id = (unsigned long)v - 1;
>> struct device_node *node = of_get_cpu_node(cpu_id, NULL);
>> - const char *compat, *isa, *mmu;
>> + const char *compat, *isa;
>>
>> seq_printf(m, "processor\t: %lu\n", cpu_id);
>> seq_printf(m, "hart\t\t: %lu\n", cpuid_to_hartid_map(cpu_id));
>> if (!of_property_read_string(node, "riscv,isa", &isa))
>> print_isa(m, isa);
>> - if (!of_property_read_string(node, "mmu-type", &mmu))
>> - print_mmu(m, mmu);
>> + print_mmu(m);
>> if (!of_property_read_string(node, "compatible", &compat)
>> && strcmp(compat, "riscv"))
>> seq_printf(m, "uarch\t\t: %s\n", compat);
>> --
>> 2.20.1
>>
next prev parent reply other threads:[~2020-05-26 16:26 UTC|newest]
Thread overview: 17+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-05-24 9:10 [PATCH 0/8] Introduce sv48 support Alexandre Ghiti
2020-05-24 9:10 ` [PATCH 1/8] riscv: Get rid of compile time logic with MAX_EARLY_MAPPING_SIZE Alexandre Ghiti
2020-05-24 9:10 ` [PATCH 2/8] riscv: Allow to dynamically define VA_BITS Alexandre Ghiti
2020-05-24 9:10 ` [PATCH 3/8] riscv: Simplify MAXPHYSMEM config Alexandre Ghiti
2020-05-24 9:10 ` [PATCH 4/8] riscv: Prepare ptdump for vm layout dynamic addresses Alexandre Ghiti
2020-05-25 5:54 ` Anup Patel
2020-05-24 9:10 ` [PATCH 5/8] riscv: Implement sv48 support Alexandre Ghiti
2020-05-25 6:10 ` Anup Patel
2020-05-25 6:45 ` Anup Patel
2020-05-26 16:30 ` Alex Ghiti
2020-05-28 13:35 ` Anup Patel
2020-05-24 9:10 ` [PATCH 6/8] riscv: Allow user to downgrade to sv39 when hw supports sv48 Alexandre Ghiti
2020-05-25 6:12 ` Anup Patel
2020-05-24 9:10 ` [PATCH 7/8] riscv: Use pgtable_l4_enabled to output mmu type in cpuinfo Alexandre Ghiti
2020-05-25 6:21 ` Anup Patel
2020-05-26 16:26 ` Alex Ghiti [this message]
2020-05-24 9:10 ` [PATCH 8/8] riscv: Explicit comment about user virtual address space size Alexandre Ghiti
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=e27f85e4-14d8-e5d8-3e52-f4bc0c34d760@ghiti.fr \
--to=alex@ghiti.fr \
--cc=anup@brainfault.org \
--cc=hch@lst.de \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=palmer@dabbelt.com \
--cc=palmerdabbelt@google.com \
--cc=paul.walmsley@sifive.com \
--cc=zong.li@sifive.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).