* [PATCH] RISC-V: Enable CPU Hotplug in defconfigs
@ 2021-02-09 5:46 Anup Patel
2021-02-19 7:15 ` Palmer Dabbelt
2021-02-27 5:29 ` Palmer Dabbelt
0 siblings, 2 replies; 4+ messages in thread
From: Anup Patel @ 2021-02-09 5:46 UTC (permalink / raw)
To: Palmer Dabbelt, Palmer Dabbelt, Paul Walmsley, Albert Ou
Cc: Atish Patra, Alistair Francis, Anup Patel, linux-riscv,
linux-kernel, Anup Patel
The CPU hotplug support has been tested on QEMU, Spike, and SiFive
Unleashed so let's enable it by default in RV32 and RV64 defconfigs.
Signed-off-by: Anup Patel <anup.patel@wdc.com>
---
arch/riscv/configs/defconfig | 1 +
arch/riscv/configs/rv32_defconfig | 1 +
2 files changed, 2 insertions(+)
diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
index 8c3d1e451703..6c0625aa96c7 100644
--- a/arch/riscv/configs/defconfig
+++ b/arch/riscv/configs/defconfig
@@ -17,6 +17,7 @@ CONFIG_BPF_SYSCALL=y
CONFIG_SOC_SIFIVE=y
CONFIG_SOC_VIRT=y
CONFIG_SMP=y
+CONFIG_HOTPLUG_CPU=y
CONFIG_JUMP_LABEL=y
CONFIG_MODULES=y
CONFIG_MODULE_UNLOAD=y
diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig
index 2c2cda6cc1c5..8dd02b842fef 100644
--- a/arch/riscv/configs/rv32_defconfig
+++ b/arch/riscv/configs/rv32_defconfig
@@ -18,6 +18,7 @@ CONFIG_SOC_SIFIVE=y
CONFIG_SOC_VIRT=y
CONFIG_ARCH_RV32I=y
CONFIG_SMP=y
+CONFIG_HOTPLUG_CPU=y
CONFIG_JUMP_LABEL=y
CONFIG_MODULES=y
CONFIG_MODULE_UNLOAD=y
--
2.25.1
^ permalink raw reply related [flat|nested] 4+ messages in thread
* Re: [PATCH] RISC-V: Enable CPU Hotplug in defconfigs
2021-02-09 5:46 [PATCH] RISC-V: Enable CPU Hotplug in defconfigs Anup Patel
@ 2021-02-19 7:15 ` Palmer Dabbelt
2021-02-27 3:55 ` Anup Patel
2021-02-27 5:29 ` Palmer Dabbelt
1 sibling, 1 reply; 4+ messages in thread
From: Palmer Dabbelt @ 2021-02-19 7:15 UTC (permalink / raw)
To: Anup Patel
Cc: Paul Walmsley, aou, Atish Patra, Alistair Francis, anup,
linux-riscv, linux-kernel, Anup Patel
On Mon, 08 Feb 2021 21:46:20 PST (-0800), Anup Patel wrote:
> The CPU hotplug support has been tested on QEMU, Spike, and SiFive
> Unleashed so let's enable it by default in RV32 and RV64 defconfigs.
>
> Signed-off-by: Anup Patel <anup.patel@wdc.com>
> ---
> arch/riscv/configs/defconfig | 1 +
> arch/riscv/configs/rv32_defconfig | 1 +
> 2 files changed, 2 insertions(+)
>
> diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
> index 8c3d1e451703..6c0625aa96c7 100644
> --- a/arch/riscv/configs/defconfig
> +++ b/arch/riscv/configs/defconfig
> @@ -17,6 +17,7 @@ CONFIG_BPF_SYSCALL=y
> CONFIG_SOC_SIFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_SMP=y
> +CONFIG_HOTPLUG_CPU=y
> CONFIG_JUMP_LABEL=y
> CONFIG_MODULES=y
> CONFIG_MODULE_UNLOAD=y
> diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig
> index 2c2cda6cc1c5..8dd02b842fef 100644
> --- a/arch/riscv/configs/rv32_defconfig
> +++ b/arch/riscv/configs/rv32_defconfig
> @@ -18,6 +18,7 @@ CONFIG_SOC_SIFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_ARCH_RV32I=y
> CONFIG_SMP=y
> +CONFIG_HOTPLUG_CPU=y
> CONFIG_JUMP_LABEL=y
> CONFIG_MODULES=y
> CONFIG_MODULE_UNLOAD=y
Thanks, this is on for-next.
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] RISC-V: Enable CPU Hotplug in defconfigs
2021-02-19 7:15 ` Palmer Dabbelt
@ 2021-02-27 3:55 ` Anup Patel
0 siblings, 0 replies; 4+ messages in thread
From: Anup Patel @ 2021-02-27 3:55 UTC (permalink / raw)
To: Palmer Dabbelt
Cc: Anup Patel, Paul Walmsley, Albert Ou, Atish Patra,
Alistair Francis, linux-riscv, linux-kernel@vger.kernel.org List
Hi Palmer,
On Fri, Feb 19, 2021 at 12:45 PM Palmer Dabbelt
<palmerdabbelt@google.com> wrote:
>
> On Mon, 08 Feb 2021 21:46:20 PST (-0800), Anup Patel wrote:
> > The CPU hotplug support has been tested on QEMU, Spike, and SiFive
> > Unleashed so let's enable it by default in RV32 and RV64 defconfigs.
> >
> > Signed-off-by: Anup Patel <anup.patel@wdc.com>
> > ---
> > arch/riscv/configs/defconfig | 1 +
> > arch/riscv/configs/rv32_defconfig | 1 +
> > 2 files changed, 2 insertions(+)
> >
> > diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
> > index 8c3d1e451703..6c0625aa96c7 100644
> > --- a/arch/riscv/configs/defconfig
> > +++ b/arch/riscv/configs/defconfig
> > @@ -17,6 +17,7 @@ CONFIG_BPF_SYSCALL=y
> > CONFIG_SOC_SIFIVE=y
> > CONFIG_SOC_VIRT=y
> > CONFIG_SMP=y
> > +CONFIG_HOTPLUG_CPU=y
> > CONFIG_JUMP_LABEL=y
> > CONFIG_MODULES=y
> > CONFIG_MODULE_UNLOAD=y
> > diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig
> > index 2c2cda6cc1c5..8dd02b842fef 100644
> > --- a/arch/riscv/configs/rv32_defconfig
> > +++ b/arch/riscv/configs/rv32_defconfig
> > @@ -18,6 +18,7 @@ CONFIG_SOC_SIFIVE=y
> > CONFIG_SOC_VIRT=y
> > CONFIG_ARCH_RV32I=y
> > CONFIG_SMP=y
> > +CONFIG_HOTPLUG_CPU=y
> > CONFIG_JUMP_LABEL=y
> > CONFIG_MODULES=y
> > CONFIG_MODULE_UNLOAD=y
>
> Thanks, this is on for-next.
This patch was missed in your PR for Linux-5.12-rc1
Regards,
Anup
^ permalink raw reply [flat|nested] 4+ messages in thread
* Re: [PATCH] RISC-V: Enable CPU Hotplug in defconfigs
2021-02-09 5:46 [PATCH] RISC-V: Enable CPU Hotplug in defconfigs Anup Patel
2021-02-19 7:15 ` Palmer Dabbelt
@ 2021-02-27 5:29 ` Palmer Dabbelt
1 sibling, 0 replies; 4+ messages in thread
From: Palmer Dabbelt @ 2021-02-27 5:29 UTC (permalink / raw)
To: Anup Patel
Cc: Paul Walmsley, aou, Atish Patra, Alistair Francis, anup,
linux-riscv, linux-kernel, Anup Patel
On Mon, 08 Feb 2021 21:46:20 PST (-0800), Anup Patel wrote:
> The CPU hotplug support has been tested on QEMU, Spike, and SiFive
> Unleashed so let's enable it by default in RV32 and RV64 defconfigs.
>
> Signed-off-by: Anup Patel <anup.patel@wdc.com>
> ---
> arch/riscv/configs/defconfig | 1 +
> arch/riscv/configs/rv32_defconfig | 1 +
> 2 files changed, 2 insertions(+)
>
> diff --git a/arch/riscv/configs/defconfig b/arch/riscv/configs/defconfig
> index 8c3d1e451703..6c0625aa96c7 100644
> --- a/arch/riscv/configs/defconfig
> +++ b/arch/riscv/configs/defconfig
> @@ -17,6 +17,7 @@ CONFIG_BPF_SYSCALL=y
> CONFIG_SOC_SIFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_SMP=y
> +CONFIG_HOTPLUG_CPU=y
> CONFIG_JUMP_LABEL=y
> CONFIG_MODULES=y
> CONFIG_MODULE_UNLOAD=y
> diff --git a/arch/riscv/configs/rv32_defconfig b/arch/riscv/configs/rv32_defconfig
> index 2c2cda6cc1c5..8dd02b842fef 100644
> --- a/arch/riscv/configs/rv32_defconfig
> +++ b/arch/riscv/configs/rv32_defconfig
> @@ -18,6 +18,7 @@ CONFIG_SOC_SIFIVE=y
> CONFIG_SOC_VIRT=y
> CONFIG_ARCH_RV32I=y
> CONFIG_SMP=y
> +CONFIG_HOTPLUG_CPU=y
> CONFIG_JUMP_LABEL=y
> CONFIG_MODULES=y
> CONFIG_MODULE_UNLOAD=y
Sorry about that. I missed a handful of things, I'll send this out tomorrow.
^ permalink raw reply [flat|nested] 4+ messages in thread
end of thread, other threads:[~2021-02-27 5:30 UTC | newest]
Thread overview: 4+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2021-02-09 5:46 [PATCH] RISC-V: Enable CPU Hotplug in defconfigs Anup Patel
2021-02-19 7:15 ` Palmer Dabbelt
2021-02-27 3:55 ` Anup Patel
2021-02-27 5:29 ` Palmer Dabbelt
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).