From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by smtp.lore.kernel.org (Postfix) with ESMTP id CB117C433F5 for ; Fri, 1 Apr 2022 19:06:59 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1349982AbiDATIm (ORCPT ); Fri, 1 Apr 2022 15:08:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42992 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236390AbiDATIj (ORCPT ); Fri, 1 Apr 2022 15:08:39 -0400 Received: from mail-pl1-x632.google.com (mail-pl1-x632.google.com [IPv6:2607:f8b0:4864:20::632]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E809928A015 for ; Fri, 1 Apr 2022 12:06:48 -0700 (PDT) Received: by mail-pl1-x632.google.com with SMTP id u12so1049155plg.10 for ; Fri, 01 Apr 2022 12:06:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=dabbelt-com.20210112.gappssmtp.com; s=20210112; h=date:subject:in-reply-to:cc:from:to:message-id; bh=Vz0D530vr30ta3ikWYLt9XqGgn2wBZI9uNjfQxO4G/s=; b=WnguEqDv8FXg7Kf0mlgZrLn0Nw5DrrcmIoatP+xeUHHTQ7yKYOqn6hzrUHI6xufICk aXget21A20Ja3UXZewis8NDA8oG1qeKXeBjZQz/gNTOgAkOHXeqB5SEDNjGhi59UbkYR QIuPqR/O/fDRnK2JhxvW3aHu7zn/F0vzNUXckJWFjhmDiVPt0gSSL+Ql/1j8xuc8XbZO g9Qk2xeqYR46XuYvyBt/vpHWVfJO99FQPW8YFjL1ncf0zn0Q6/oy2GdDRaYbfjifCLVT xb3915/p6c7cQ7iqPRAKvaRC5jTR0VA6CDiFReKiLDMam/o78YUCRUcUH6vD+ZRmpUsn 9eqg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id; bh=Vz0D530vr30ta3ikWYLt9XqGgn2wBZI9uNjfQxO4G/s=; b=BBvhKq0LMjFrxaTi1XyjpvG73Ef88uDKHFGAnTb6XvDDQUCherAECLDtZ1q9/l7deN rhntSL9YW/FfejNU1T5NG6xfkc1ssN2LpBCYtN8Fu2v2ycg5yvPcupP/1RA5ChLllwAM yRqaJsvmzgsGz4s1aFuUyiCWnVkU6EJJkOhOcibhrYz1RxivFupYGu80qamYxN4XsbKg BfV/BcyvFaFK2fST3l21NYg4uqm1ly4J9NXM1+PN8zQAQ2xoaGHzlFji1Te4YQa3o2pm 0kpKEyMfe6n4s6MmbfcuPY72hJAQlBwNA8z56ze7WnJcjkn6r8VUowKKbR4WfW8L0vBC gQvQ== X-Gm-Message-State: AOAM533+SmmfzkvBtKRePAR+sOuzhsg5NPzn9rXygt0j9eK4ce9I8E1A WmPQOs5NiPEfniqBg1qnyio34A== X-Google-Smtp-Source: ABdhPJzeoYpBLYLINOMRn/4gs8t8dKLXMoK4zBd5wA9YzxZ14UTJEMRzA0E4FtbB2ALqh+ViJ+Bldg== X-Received: by 2002:a17:903:41c8:b0:154:78a8:21 with SMTP id u8-20020a17090341c800b0015478a80021mr47840411ple.67.1648840008202; Fri, 01 Apr 2022 12:06:48 -0700 (PDT) Received: from localhost (76-210-143-223.lightspeed.sntcca.sbcglobal.net. [76.210.143.223]) by smtp.gmail.com with ESMTPSA id b13-20020a056a00114d00b004c122b90703sm3867661pfm.27.2022.04.01.12.06.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 01 Apr 2022 12:06:47 -0700 (PDT) Date: Fri, 01 Apr 2022 12:06:47 -0700 (PDT) X-Google-Original-Date: Fri, 01 Apr 2022 12:06:45 PDT (-0700) Subject: Re: [GIT PULL] RISC-V Patches for the 5.18 Merge Window, Part 2 In-Reply-To: CC: robh+dt@kernel.org, linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org From: Palmer Dabbelt To: Linus Torvalds Message-ID: Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 01 Apr 2022 11:52:32 PDT (-0700), Palmer Dabbelt wrote: > On Fri, 01 Apr 2022 09:41:50 PDT (-0700), Palmer Dabbelt wrote: >> merged tag 'riscv-for-linus-5.18-mw0' >> The following changes since commit aa5b537b0ecc16992577b013f11112d54c7ce869: >> >> Merge tag 'riscv-for-linus-5.18-mw0' of git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux (2022-03-25 10:11:38 -0700) >> >> are available in the Git repository at: >> >> git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv-for-linus-5.18-mw1 >> >> for you to fetch changes up to 1464d00b27b2e29a5556f6a4099cf083886e883f: >> >> RISC-V: K210 defconfigs: Drop redundant MEMBARRIER=n (2022-03-31 17:19:27 -0700) >> >> ---------------------------------------------------------------- >> RISC-V Patches for the 5.18 Merge Window, Part 2 >> >> This has a handful of new features >> >> * Support for CURRENT_STACK_POINTER, which enables some extra stack >> debugging for HARDENED_USERCOPY. >> * Support for the new SBI CPU idle extension, via cpuidle and suspend >> drivers. > > Sorry, looks like there are some issues with this series that Rob > pointed out. I'm going to re-spin this PR without those, unfortunately > they're towards the beginning. Sorry for the confusion, but after talking to Rob on IRC: the plan is to send a Part 3, with a fix for the DT warnings on top of this -- that's much less scary that a rebase this late. >> * Profiling has been enabled in the defconfigs. >> >> but is mostly fixes and cleanups. >> >> ---------------------------------------------------------------- >> There are no merge conflicts. I'm getting on allyesconfig warning in >> drivers/misc/habanalabs, but that appears to just be a 32-bit problem (it's >> happening on 32-bit x86 as well). I've sent a patch for that, but I doubt it's >> a RISC-V issue so I'm sending this at the same time. >> >> With that patch I get clean build that boot after my test merge. >> >> ---------------------------------------------------------------- >> Anup Patel (9): >> RISC-V: Enable CPU_IDLE drivers >> RISC-V: Rename relocate() and make it global >> RISC-V: Add arch functions for non-retentive suspend entry/exit >> RISC-V: Add SBI HSM suspend related defines >> cpuidle: Factor-out power domain related code from PSCI domain driver >> cpuidle: Add RISC-V SBI CPU idle driver >> dt-bindings: Add common bindings for ARM and RISC-V idle states >> RISC-V: Enable RISC-V SBI CPU Idle driver for QEMU virt machine >> RISC-V: Enable profiling by default >> >> Atish Patra (2): >> RISC-V: Fix a comment typo in riscv_of_parent_hartid() >> RISC-V: Declare per cpu boot data as static >> >> Bagas Sanjaya (1): >> Documentation: riscv: remove non-existent directory from table of contents >> >> Dmitry Vyukov (1): >> riscv: Increase stack size under KASAN >> >> Fangrui Song (1): >> riscv module: remove (NOLOAD) >> >> Kees Cook (1): >> riscv: Rename "sp_in_global" to "current_stack_pointer" >> >> Nikita Shubin (1): >> riscv: Fix fill_callchain return value >> >> Niklas Cassel (1): >> riscv: dts: canaan: Fix SPI3 bus width >> >> Palmer Dabbelt (3): >> RISC-V CPU Idle Support >> RISC-V: defconfig: Drop redundant SBI HVC and earlycon >> RISC-V: K210 defconfigs: Drop redundant MEMBARRIER=n >> >> Randy Dunlap (1): >> riscv: cpu.c: don't use kernel-doc markers for comments >> >> Wu Caize (1): >> RISC-V: module: fix apply_r_riscv_rcv_branch_rela typo >> >> .../bindings/arm/msm/qcom,idle-state.txt | 2 +- >> Documentation/devicetree/bindings/arm/psci.yaml | 2 +- >> .../bindings/{arm => cpu}/idle-states.yaml | 228 +++++++- >> Documentation/devicetree/bindings/riscv/cpus.yaml | 6 + >> Documentation/riscv/index.rst | 1 - >> MAINTAINERS | 14 + >> arch/riscv/Kconfig | 8 + >> arch/riscv/Kconfig.socs | 3 + >> arch/riscv/boot/dts/canaan/sipeed_maix_bit.dts | 2 + >> arch/riscv/boot/dts/canaan/sipeed_maix_dock.dts | 2 + >> arch/riscv/boot/dts/canaan/sipeed_maix_go.dts | 2 + >> arch/riscv/boot/dts/canaan/sipeed_maixduino.dts | 2 + >> arch/riscv/configs/defconfig | 5 +- >> arch/riscv/configs/nommu_k210_defconfig | 1 - >> arch/riscv/configs/nommu_k210_sdcard_defconfig | 1 - >> arch/riscv/configs/nommu_virt_defconfig | 1 - >> arch/riscv/configs/rv32_defconfig | 5 +- >> arch/riscv/include/asm/asm.h | 26 + >> arch/riscv/include/asm/cpuidle.h | 24 + >> arch/riscv/include/asm/current.h | 2 + >> arch/riscv/include/asm/module.lds.h | 6 +- >> arch/riscv/include/asm/suspend.h | 36 ++ >> arch/riscv/include/asm/thread_info.h | 10 +- >> arch/riscv/kernel/Makefile | 2 + >> arch/riscv/kernel/asm-offsets.c | 3 + >> arch/riscv/kernel/cpu.c | 6 +- >> arch/riscv/kernel/cpu_ops_sbi.c | 2 +- >> arch/riscv/kernel/head.S | 27 +- >> arch/riscv/kernel/module.c | 4 +- >> arch/riscv/kernel/perf_callchain.c | 2 +- >> arch/riscv/kernel/process.c | 3 +- >> arch/riscv/kernel/stacktrace.c | 6 +- >> arch/riscv/kernel/suspend.c | 87 +++ >> arch/riscv/kernel/suspend_entry.S | 124 ++++ >> drivers/cpuidle/Kconfig | 9 + >> drivers/cpuidle/Kconfig.arm | 1 + >> drivers/cpuidle/Kconfig.riscv | 15 + >> drivers/cpuidle/Makefile | 5 + >> drivers/cpuidle/cpuidle-psci-domain.c | 138 +---- >> drivers/cpuidle/cpuidle-psci.h | 15 +- >> drivers/cpuidle/cpuidle-riscv-sbi.c | 627 +++++++++++++++++++++ >> drivers/cpuidle/dt_idle_genpd.c | 178 ++++++ >> drivers/cpuidle/dt_idle_genpd.h | 50 ++ >> 43 files changed, 1491 insertions(+), 202 deletions(-) >> rename Documentation/devicetree/bindings/{arm => cpu}/idle-states.yaml (74%) >> create mode 100644 arch/riscv/include/asm/cpuidle.h >> create mode 100644 arch/riscv/include/asm/suspend.h >> create mode 100644 arch/riscv/kernel/suspend.c >> create mode 100644 arch/riscv/kernel/suspend_entry.S >> create mode 100644 drivers/cpuidle/Kconfig.riscv >> create mode 100644 drivers/cpuidle/cpuidle-riscv-sbi.c >> create mode 100644 drivers/cpuidle/dt_idle_genpd.c >> create mode 100644 drivers/cpuidle/dt_idle_genpd.h