From: Palmer Dabbelt <palmer@dabbelt.com>
To: Atish Patra <Atish.Patra@wdc.com>
Cc: linux-kernel@vger.kernel.org, Atish Patra <Atish.Patra@wdc.com>,
ardb@kernel.org, Arnd Bergmann <arnd@arndb.de>,
catalin.marinas@arm.com, Greg KH <gregkh@linuxfoundation.org>,
mingo@kernel.org, linux-efi@vger.kernel.org,
linux-riscv@lists.infradead.org,
linux-arm-kernel@lists.infradead.org, masahiroy@kernel.org,
linux@armlinux.org.uk, will@kernel.org
Subject: Re: [v2 PATCH 2/5] include: pe.h: Add RISC-V related PE definition
Date: Tue, 21 Apr 2020 12:19:35 -0700 (PDT) [thread overview]
Message-ID: <mhng-6abd4389-d713-452c-9b62-5c0d3ed2d936@palmerdabbelt-glaptop1> (raw)
In-Reply-To: <20200413212907.29244-3-atish.patra@wdc.com>
On Mon, 13 Apr 2020 14:29:04 PDT (-0700), Atish Patra wrote:
> Define RISC-V related machine types.
>
> Signed-off-by: Atish Patra <atish.patra@wdc.com>
> Reviewed-by: Ard Biesheuvel <ardb@kernel.org>
> ---
> include/linux/pe.h | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/include/linux/pe.h b/include/linux/pe.h
> index 8ad71d763a77..daf09ffffe38 100644
> --- a/include/linux/pe.h
> +++ b/include/linux/pe.h
> @@ -55,6 +55,9 @@
> #define IMAGE_FILE_MACHINE_POWERPC 0x01f0
> #define IMAGE_FILE_MACHINE_POWERPCFP 0x01f1
> #define IMAGE_FILE_MACHINE_R4000 0x0166
> +#define IMAGE_FILE_MACHINE_RISCV32 0x5032
> +#define IMAGE_FILE_MACHINE_RISCV64 0x5064
> +#define IMAGE_FILE_MACHINE_RISCV128 0x5128
> #define IMAGE_FILE_MACHINE_SH3 0x01a2
> #define IMAGE_FILE_MACHINE_SH3DSP 0x01a3
> #define IMAGE_FILE_MACHINE_SH3E 0x01a4
I'm reading "Unified Extensible Firmware Interface (UEFI) Specification Version
2.8 Errata A" and see all this
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
next prev parent reply other threads:[~2020-04-21 19:19 UTC|newest]
Thread overview: 16+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-13 21:29 [v2 PATCH 0/5] Add UEFI support for RISC-V Atish Patra
2020-04-13 21:29 ` [v2 PATCH 1/5] efi: Move arm-stub to a common file Atish Patra
2020-04-21 19:19 ` Palmer Dabbelt
2020-04-25 9:47 ` Heinrich Schuchardt
2020-04-25 9:54 ` Ard Biesheuvel
2020-04-13 21:29 ` [v2 PATCH 2/5] include: pe.h: Add RISC-V related PE definition Atish Patra
2020-04-21 19:19 ` Palmer Dabbelt [this message]
2020-04-13 21:29 ` [v2 PATCH 3/5] RISC-V: Define fixmap bindings for generic early ioremap support Atish Patra
2020-04-21 19:19 ` Palmer Dabbelt
2020-04-13 21:29 ` [v2 PATCH 4/5] RISC-V: Add PE/COFF header for EFI stub Atish Patra
2020-04-13 21:29 ` [v2 PATCH 5/5] RISC-V: Add EFI stub support Atish Patra
2020-04-14 0:20 ` kbuild test robot
2020-04-14 1:28 ` kbuild test robot
2020-04-14 7:41 ` Ard Biesheuvel
2020-04-15 0:10 ` Atish Patra
2020-04-15 7:38 ` Ard Biesheuvel
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=mhng-6abd4389-d713-452c-9b62-5c0d3ed2d936@palmerdabbelt-glaptop1 \
--to=palmer@dabbelt.com \
--cc=Atish.Patra@wdc.com \
--cc=ardb@kernel.org \
--cc=arnd@arndb.de \
--cc=catalin.marinas@arm.com \
--cc=gregkh@linuxfoundation.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-efi@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=linux@armlinux.org.uk \
--cc=masahiroy@kernel.org \
--cc=mingo@kernel.org \
--cc=will@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).