From: Robert Hancock <robert.hancock@calian.com>
To: davem@davemloft.net, kuba@kernel.org, radhey.shyam.pandey@xilinx.com
Cc: linux@armlinux.org.uk, netdev@vger.kernel.org,
devicetree@vger.kernel.org,
Robert Hancock <robert.hancock@calian.com>
Subject: [PATCH net-next 2/3] dt-bindings: net: xilinx_axienet: add xlnx,switch-x-sgmii attribute
Date: Fri, 12 Feb 2021 18:23:55 -0600 [thread overview]
Message-ID: <20210213002356.2557207-3-robert.hancock@calian.com> (raw)
In-Reply-To: <20210213002356.2557207-1-robert.hancock@calian.com>
Document the new xlnx,switch-x-sgmii attribute which is used to indicate
that the Ethernet core supports dynamic switching between 1000BaseX and
SGMII.
Signed-off-by: Robert Hancock <robert.hancock@calian.com>
---
Documentation/devicetree/bindings/net/xilinx_axienet.txt | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/Documentation/devicetree/bindings/net/xilinx_axienet.txt b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
index 7360617cdedb..2cd452419ed0 100644
--- a/Documentation/devicetree/bindings/net/xilinx_axienet.txt
+++ b/Documentation/devicetree/bindings/net/xilinx_axienet.txt
@@ -38,6 +38,10 @@ Optional properties:
1 to enable partial TX checksum offload,
2 to enable full TX checksum offload
- xlnx,rxcsum : Same values as xlnx,txcsum but for RX checksum offload
+- xlnx,switch-x-sgmii : Boolean to indicate the Ethernet core is configured to
+ support both 1000BaseX and SGMII modes. If set, the phy-mode
+ should be set to match the mode selected on core reset (i.e.
+ by the basex_or_sgmii core input line).
- clocks : AXI bus clock for the device. Refer to common clock bindings.
Used to calculate MDIO clock divisor. If not specified, it is
auto-detected from the CPU clock (but only on platforms where
--
2.27.0
next prev parent reply other threads:[~2021-02-13 0:59 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-02-13 0:23 [PATCH net-next 0/3] Xilinx axienet updates Robert Hancock
2021-02-13 0:23 ` [PATCH net-next 1/3] net: axienet: hook up nway_reset ethtool operation Robert Hancock
2021-02-13 0:23 ` Robert Hancock [this message]
2021-02-13 0:23 ` [PATCH net-next 3/3] net: axienet: Support dynamic switching between 1000BaseX and SGMII Robert Hancock
2021-02-13 16:43 ` Andrew Lunn
2021-02-16 16:19 ` Robert Hancock
2021-02-13 1:45 ` [PATCH net-next 0/3] Xilinx axienet updates patchwork-bot+netdevbpf
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210213002356.2557207-3-robert.hancock@calian.com \
--to=robert.hancock@calian.com \
--cc=davem@davemloft.net \
--cc=devicetree@vger.kernel.org \
--cc=kuba@kernel.org \
--cc=linux@armlinux.org.uk \
--cc=netdev@vger.kernel.org \
--cc=radhey.shyam.pandey@xilinx.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).