From: Bjorn Andersson <bjorn.andersson@linaro.org>
To: Andy Gross <agross@kernel.org>, David Brown <david.brown@linaro.org>
Cc: Ohad Ben-Cohen <ohad@wizery.com>,
Rob Herring <robh+dt@kernel.org>,
Mark Rutland <mark.rutland@arm.com>,
linux-arm-msm@vger.kernel.org, linux-remoteproc@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org
Subject: [PATCH v2 7/8] arm64: dts: qcom: qcs404: Define APPS IOMMU
Date: Thu, 9 May 2019 21:34:20 -0700 [thread overview]
Message-ID: <20190510043421.31393-8-bjorn.andersson@linaro.org> (raw)
In-Reply-To: <20190510043421.31393-1-bjorn.andersson@linaro.org>
The APPS IOMMU provides contexts for FastRPC, MDP and WLAN, among other
things. Define these. We use the qcom_iommu binding because the
firmware restrictions in incompatible with the arm-smmu.
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
---
arch/arm64/boot/dts/qcom/qcs404.dtsi | 85 ++++++++++++++++++++++++++++
1 file changed, 85 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi
index b213f6acad76..fcde4f0334c2 100644
--- a/arch/arm64/boot/dts/qcom/qcs404.dtsi
+++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi
@@ -378,6 +378,91 @@
reg = <0x01937000 0x25000>;
};
+ apps_iommu: iommu@1e20000 {
+ compatible = "qcom,qcs404-iommu", "qcom,msm-iommu-v1";
+ clocks = <&gcc GCC_SMMU_CFG_CLK>,
+ <&gcc GCC_APSS_TCU_CLK>;
+ clock-names = "iface", "bus";
+ qcom,iommu-secure-id = <17>;
+
+ #address-cells = <1>;
+ #size-cells = <1>;
+ #iommu-cells = <1>;
+
+ /* Define ranges such that the first bank is at 0x1000 */
+ ranges = <0 0x01e20000 0x40000>;
+
+ /* Bank 5: CDSP compute bank 1 */
+ iommu-ctx@5000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x5000 0x1000>;
+ interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 6: CDSP compute bank 2 */
+ iommu-ctx@6000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x6000 0x1000>;
+ interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 7: CDSP compute bank 3 */
+ iommu-ctx@7000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x7000 0x1000>;
+ interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 8: CDSP compute bank 4 */
+ iommu-ctx@8000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x8000 0x1000>;
+ interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 9: CDSP compute bank 5 */
+ iommu-ctx@9000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x9000 0x1000>;
+ interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 10: MDP */
+ iommu-ctx@a000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0xa000 0x1000>;
+ interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 21: WLAN 0 */
+ iommu-ctx@15000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x15000 0x1000>;
+ interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 23: ADSP compute bank 2 */
+ iommu-ctx@17000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x17000 0x1000>;
+ interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 24: ADSP compute bank 3 */
+ iommu-ctx@18000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x18000 0x1000>;
+ interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
+ /* Bank 25: ADSP compute bank 4 */
+ iommu-ctx@19000 {
+ compatible = "qcom,msm-iommu-v1-ns";
+ reg = <0x19000 0x1000>;
+ interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
+ };
+ };
+
spmi_bus: spmi@200f000 {
compatible = "qcom,spmi-pmic-arb";
reg = <0x0200f000 0x001000>,
--
2.18.0
next prev parent reply other threads:[~2019-05-10 4:34 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-05-10 4:34 [PATCH v2 0/8] Qualcomm QCS404 CDSP improvements and fastrpc Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 1/8] dt-bindings: remoteproc: Rename and amend Hexagon v56 binding Bjorn Andersson
2019-05-13 15:23 ` Rob Herring
2019-05-10 4:34 ` [PATCH v2 2/8] remoteproc: qcom: qdsp6-adsp: Add support for QCS404 CDSP Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 3/8] arm64: dts: qcom: qcs404-evb: Mark CDSP clocks protected Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 4/8] arm64: dts: qcom: qcs404: Add TCSR node Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 5/8] arm64: dts: qcom: qcs404: Fully describe the CDSP Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 6/8] arm64: dts: qcom: qcs404: Move lpass and q6 into soc Bjorn Andersson
2019-05-10 4:34 ` Bjorn Andersson [this message]
2019-05-13 4:54 ` [PATCH v2 7/8] arm64: dts: qcom: qcs404: Define APPS IOMMU Vinod Koul
2019-05-13 18:28 ` Bjorn Andersson
2019-05-10 4:34 ` [PATCH v2 8/8] arm64: dts: qcom: qcs404: Add fastrpc nodes Bjorn Andersson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20190510043421.31393-8-bjorn.andersson@linaro.org \
--to=bjorn.andersson@linaro.org \
--cc=agross@kernel.org \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-remoteproc@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=ohad@wizery.com \
--cc=robh+dt@kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).