From: Paul Walmsley <paul.walmsley@sifive.com>
To: torvalds@linux-foundation.org
Cc: linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: [GIT PULL] RISC-V updates for v5.3-rc4
Date: Sat, 10 Aug 2019 14:51:56 -0700 (PDT) [thread overview]
Message-ID: <alpine.DEB.2.21.9999.1908101451050.22177@viisi.sifive.com> (raw)
Linus,
The following changes since commit e21a712a9685488f5ce80495b37b9fdbe96c230d:
Linux 5.3-rc3 (2019-08-04 18:40:12 -0700)
are available in the Git repository at:
git://git.kernel.org/pub/scm/linux/kernel/git/riscv/linux.git tags/riscv/for-v5.3-rc4
for you to fetch changes up to b390e0bfd2996f1215231395f4e25a4c011eeaf9:
dt-bindings: riscv: fix the schema compatible string for the HiFive Unleashed board (2019-08-08 16:05:38 -0700)
----------------------------------------------------------------
RISC-V updates for v5.3-rc4
A few minor RISC-V updates for v5.3-rc4:
- Remove __udivdi3() from the 32-bit Linux port, converting the only
upstream user to use do_div(), per Linux policy
- Convert the RISC-V standard clocksource away from per-cpu data structures,
since only one is used by Linux, even on a multi-CPU system
- A set of DT binding updates that remove an obsolete text binding in
favor of a YAML binding, fix a bogus compatible string in the schema
(thus fixing a "make dtbs_check" warning), and clarifies the future
values expected in one of the RISC-V CPU properties
----------------------------------------------------------------
Atish Patra (2):
RISC-V: Remove per cpu clocksource
dt-bindings: Update the riscv,isa string description
Palmer Dabbelt (1):
RISC-V: Remove udivdi3
Paul Walmsley (3):
riscv: delay: use do_div() instead of __udivdi3()
dt-bindings: riscv: remove obsolete cpus.txt
dt-bindings: riscv: fix the schema compatible string for the HiFive Unleashed board
Documentation/devicetree/bindings/riscv/cpus.txt | 162 ---------------------
Documentation/devicetree/bindings/riscv/cpus.yaml | 16 ++
.../devicetree/bindings/riscv/sifive.yaml | 2 +-
arch/riscv/lib/Makefile | 2 -
arch/riscv/lib/delay.c | 6 +-
arch/riscv/lib/udivdi3.S | 32 ----
drivers/clocksource/timer-riscv.c | 6 +-
7 files changed, 24 insertions(+), 202 deletions(-)
delete mode 100644 Documentation/devicetree/bindings/riscv/cpus.txt
delete mode 100644 arch/riscv/lib/udivdi3.S
next reply other threads:[~2019-08-10 21:52 UTC|newest]
Thread overview: 2+ messages / expand[flat|nested] mbox.gz Atom feed top
2019-08-10 21:51 Paul Walmsley [this message]
2019-08-10 23:40 ` [GIT PULL] RISC-V updates for v5.3-rc4 pr-tracker-bot
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=alpine.DEB.2.21.9999.1908101451050.22177@viisi.sifive.com \
--to=paul.walmsley@sifive.com \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-riscv@lists.infradead.org \
--cc=torvalds@linux-foundation.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).