From: Sibi Sankar <sibis@codeaurora.org>
To: viresh.kumar@linaro.org, sboyd@kernel.org,
georgi.djakov@linaro.org, saravanak@google.com
Cc: nm@ti.com, bjorn.andersson@linaro.org, agross@kernel.org,
david.brown@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com,
rjw@rjwysocki.net, linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
linux-pm@vger.kernel.org, dianders@chromium.org,
mka@chromium.org, vincent.guittot@linaro.org,
amit.kucheria@linaro.org, ulf.hansson@linaro.org,
Sibi Sankar <sibis@codeaurora.org>
Subject: [RFC v3 09/10] arm64: dts: qcom: sdm845: Add cpu OPP tables
Date: Tue, 28 Jan 2020 01:33:49 +0530 [thread overview]
Message-ID: <20200127200350.24465-10-sibis@codeaurora.org> (raw)
In-Reply-To: <20200127200350.24465-1-sibis@codeaurora.org>
Add OPP tables required to scale DDR/L3 per freq-domain on SDM845 SoCs.
Signed-off-by: Sibi Sankar <sibis@codeaurora.org>
---
arch/arm64/boot/dts/qcom/sdm845.dtsi | 453 +++++++++++++++++++++++++++
1 file changed, 453 insertions(+)
diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi
index c036bab49fc03..8cb976118407b 100644
--- a/arch/arm64/boot/dts/qcom/sdm845.dtsi
+++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi
@@ -199,6 +199,12 @@
qcom,freq-domain = <&cpufreq_hw 0>;
#cooling-cells = <2>;
next-level-cache = <&L2_0>;
+ operating-points-v2 = <&cpu0_opp_table>,
+ <&cpu0_ddr_bw_opp_table>,
+ <&cpu0_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_0: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -221,6 +227,12 @@
qcom,freq-domain = <&cpufreq_hw 0>;
#cooling-cells = <2>;
next-level-cache = <&L2_100>;
+ operating-points-v2 = <&cpu0_opp_table>,
+ <&cpu0_ddr_bw_opp_table>,
+ <&cpu0_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_100: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -240,6 +252,12 @@
qcom,freq-domain = <&cpufreq_hw 0>;
#cooling-cells = <2>;
next-level-cache = <&L2_200>;
+ operating-points-v2 = <&cpu0_opp_table>,
+ <&cpu0_ddr_bw_opp_table>,
+ <&cpu0_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_200: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -259,6 +277,12 @@
qcom,freq-domain = <&cpufreq_hw 0>;
#cooling-cells = <2>;
next-level-cache = <&L2_300>;
+ operating-points-v2 = <&cpu0_opp_table>,
+ <&cpu0_ddr_bw_opp_table>,
+ <&cpu0_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_300: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -278,6 +302,12 @@
qcom,freq-domain = <&cpufreq_hw 1>;
#cooling-cells = <2>;
next-level-cache = <&L2_400>;
+ operating-points-v2 = <&cpu4_opp_table>,
+ <&cpu4_ddr_bw_opp_table>,
+ <&cpu4_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_400: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -297,6 +327,12 @@
qcom,freq-domain = <&cpufreq_hw 1>;
#cooling-cells = <2>;
next-level-cache = <&L2_500>;
+ operating-points-v2 = <&cpu4_opp_table>,
+ <&cpu4_ddr_bw_opp_table>,
+ <&cpu4_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_500: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -316,6 +352,12 @@
qcom,freq-domain = <&cpufreq_hw 1>;
#cooling-cells = <2>;
next-level-cache = <&L2_600>;
+ operating-points-v2 = <&cpu4_opp_table>,
+ <&cpu4_ddr_bw_opp_table>,
+ <&cpu4_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_600: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -335,6 +377,12 @@
qcom,freq-domain = <&cpufreq_hw 1>;
#cooling-cells = <2>;
next-level-cache = <&L2_700>;
+ operating-points-v2 = <&cpu4_opp_table>,
+ <&cpu4_ddr_bw_opp_table>,
+ <&cpu4_l3_bw_opp_table>;
+ interconnects = <&gladiator_noc MASTER_APPSS_PROC &mem_noc SLAVE_EBI1>,
+ <&osm_l3 MASTER_OSM_L3_APPS &osm_l3 SLAVE_OSM_L3>;
+ interconnect-names = "cpu-ddr", "cpu-l3";
L2_700: l2-cache {
compatible = "cache";
next-level-cache = <&L3_0>;
@@ -432,6 +480,231 @@
};
};
+ cpu0_opp_table: cpu0_opp_table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu0_opp1: opp-300000000 {
+ opp-hz = /bits/ 64 <300000000>;
+ required-opps = <&cpu0_ddr_bw_opp1>, <&cpu0_l3_bw_opp1>;
+ };
+
+ cpu0_opp2: opp-403200000 {
+ opp-hz = /bits/ 64 <403200000>;
+ required-opps = <&cpu0_ddr_bw_opp1>, <&cpu0_l3_bw_opp1>;
+ };
+
+ cpu0_opp3: opp-480000000 {
+ opp-hz = /bits/ 64 <480000000>;
+ required-opps = <&cpu0_ddr_bw_opp1>, <&cpu0_l3_bw_opp2>;
+ };
+
+ cpu0_opp4: opp-576000000 {
+ opp-hz = /bits/ 64 <576000000>;
+ required-opps = <&cpu0_ddr_bw_opp1>, <&cpu0_l3_bw_opp2>;
+ };
+
+ cpu0_opp5: opp-652800000 {
+ opp-hz = /bits/ 64 <652800000>;
+ required-opps = <&cpu0_ddr_bw_opp1>, <&cpu0_l3_bw_opp3>;
+ };
+
+ cpu0_opp6: opp-748800000 {
+ opp-hz = /bits/ 64 <748800000>;
+ required-opps = <&cpu0_ddr_bw_opp3>, <&cpu0_l3_bw_opp4>;
+ };
+
+ cpu0_opp7: opp-825600000 {
+ opp-hz = /bits/ 64 <825600000>;
+ required-opps = <&cpu0_ddr_bw_opp3>, <&cpu0_l3_bw_opp4>;
+ };
+
+ cpu0_opp8: opp-902400000 {
+ opp-hz = /bits/ 64 <902400000>;
+ required-opps = <&cpu0_ddr_bw_opp3>, <&cpu0_l3_bw_opp5>;
+ };
+
+ cpu0_opp9: opp-979200000 {
+ opp-hz = /bits/ 64 <979200000>;
+ required-opps = <&cpu0_ddr_bw_opp3>, <&cpu0_l3_bw_opp6>;
+ };
+
+ cpu0_opp10: opp-1056000000 {
+ opp-hz = /bits/ 64 <1056000000>;
+ required-opps = <&cpu0_ddr_bw_opp3>, <&cpu0_l3_bw_opp6>;
+ };
+
+ cpu0_opp11: opp-1132800000 {
+ opp-hz = /bits/ 64 <1132800000>;
+ required-opps = <&cpu0_ddr_bw_opp4>, <&cpu0_l3_bw_opp7>;
+ };
+
+ cpu0_opp12: opp-1228800000 {
+ opp-hz = /bits/ 64 <1228800000>;
+ required-opps = <&cpu0_ddr_bw_opp4>, <&cpu0_l3_bw_opp8>;
+ };
+
+ cpu0_opp13: opp-1324800000 {
+ opp-hz = /bits/ 64 <1324800000>;
+ required-opps = <&cpu0_ddr_bw_opp4>, <&cpu0_l3_bw_opp9>;
+ };
+
+ cpu0_opp14: opp-1420800000 {
+ opp-hz = /bits/ 64 <1420800000>;
+ required-opps = <&cpu0_ddr_bw_opp4>, <&cpu0_l3_bw_opp10>;
+ };
+
+ cpu0_opp15: opp-1516800000 {
+ opp-hz = /bits/ 64 <1516800000>;
+ required-opps = <&cpu0_ddr_bw_opp5>, <&cpu0_l3_bw_opp11>;
+ };
+
+ cpu0_opp16: opp-1612800000 {
+ opp-hz = /bits/ 64 <1612800000>;
+ required-opps = <&cpu0_ddr_bw_opp7>, <&cpu0_l3_bw_opp11>;
+ };
+
+ cpu0_opp17: opp-1689600000 {
+ opp-hz = /bits/ 64 <1689600000>;
+ required-opps = <&cpu0_ddr_bw_opp7>, <&cpu0_l3_bw_opp12>;
+ };
+
+ cpu0_opp18: opp-1766400000 {
+ opp-hz = /bits/ 64 <1766400000>;
+ required-opps = <&cpu0_ddr_bw_opp7>, <&cpu0_l3_bw_opp13>;
+ };
+ };
+
+ cpu4_opp_table: cpu4_opp_table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu4_opp1: opp-825600000 {
+ opp-hz = /bits/ 64 <825600000>;
+ required-opps = <&cpu4_ddr_bw_opp1>, <&cpu4_l3_bw_opp1>;
+ };
+
+ cpu4_opp2: opp-902400000 {
+ opp-hz = /bits/ 64 <902400000>;
+ required-opps = <&cpu4_ddr_bw_opp1>, <&cpu4_l3_bw_opp1>;
+ };
+
+ cpu4_opp3: opp-979200000 {
+ opp-hz = /bits/ 64 <979200000>;
+ required-opps = <&cpu4_ddr_bw_opp1>, <&cpu4_l3_bw_opp1>;
+ };
+
+ cpu4_opp4: opp-1056000000 {
+ opp-hz = /bits/ 64 <1056000000>;
+ required-opps = <&cpu4_ddr_bw_opp5>, <&cpu4_l3_bw_opp3>;
+ };
+
+ cpu4_opp5: opp-1209600000 {
+ opp-hz = /bits/ 64 <1209600000>;
+ required-opps = <&cpu4_ddr_bw_opp6>, <&cpu4_l3_bw_opp3>;
+ };
+
+ cpu4_opp6: opp-1286400000 {
+ opp-hz = /bits/ 64 <1286400000>;
+ required-opps = <&cpu4_ddr_bw_opp6>, <&cpu4_l3_bw_opp3>;
+ };
+
+ cpu4_opp7: opp-1363200000 {
+ opp-hz = /bits/ 64 <1363200000>;
+ required-opps = <&cpu4_ddr_bw_opp6>, <&cpu4_l3_bw_opp5>;
+ };
+
+ cpu4_opp8: opp-1459200000 {
+ opp-hz = /bits/ 64 <1459200000>;
+ required-opps = <&cpu4_ddr_bw_opp6>, <&cpu4_l3_bw_opp5>;
+ };
+
+ cpu4_opp9: opp-1536000000 {
+ opp-hz = /bits/ 64 <1536000000>;
+ required-opps = <&cpu4_ddr_bw_opp6>, <&cpu4_l3_bw_opp5>;
+ };
+
+ cpu4_opp10: opp-1612800000 {
+ opp-hz = /bits/ 64 <1612800000>;
+ required-opps = <&cpu4_ddr_bw_opp7>, <&cpu4_l3_bw_opp5>;
+ };
+
+ cpu4_opp11: opp-1689600000 {
+ opp-hz = /bits/ 64 <1689600000>;
+ required-opps = <&cpu4_ddr_bw_opp7>, <&cpu4_l3_bw_opp8>;
+ };
+
+ cpu4_opp12: opp-1766400000 {
+ opp-hz = /bits/ 64 <1766400000>;
+ required-opps = <&cpu4_ddr_bw_opp8>, <&cpu4_l3_bw_opp8>;
+ };
+
+ cpu4_opp13: opp-1843200000 {
+ opp-hz = /bits/ 64 <1843200000>;
+ required-opps = <&cpu4_ddr_bw_opp8>, <&cpu4_l3_bw_opp8>;
+ };
+
+ cpu4_opp14: opp-1920000000 {
+ opp-hz = /bits/ 64 <1920000000>;
+ required-opps = <&cpu4_ddr_bw_opp8>, <&cpu4_l3_bw_opp8>;
+ };
+
+ cpu4_opp15: opp-1996800000 {
+ opp-hz = /bits/ 64 <1996800000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp9>;
+ };
+
+ cpu4_opp16: opp-2092800000 {
+ opp-hz = /bits/ 64 <2092800000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp9>;
+ };
+
+ cpu4_opp17: opp-2169600000 {
+ opp-hz = /bits/ 64 <2169600000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp9>;
+ };
+
+ cpu4_opp18: opp-2246400000 {
+ opp-hz = /bits/ 64 <2246400000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp9>;
+ };
+
+ cpu4_opp19: opp-2323200000 {
+ opp-hz = /bits/ 64 <2323200000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp9>;
+ };
+
+ cpu4_opp20: opp-2400000000 {
+ opp-hz = /bits/ 64 <2400000000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp10>;
+ };
+
+ cpu4_opp21: opp-2476800000 {
+ opp-hz = /bits/ 64 <2476800000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp10>;
+ };
+
+ cpu4_opp22: opp-2553600000 {
+ opp-hz = /bits/ 64 <2553600000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp10>;
+ };
+
+ cpu4_opp23: opp-2649600000 {
+ opp-hz = /bits/ 64 <2649600000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp10>;
+ };
+
+ cpu4_opp24: opp-2745600000 {
+ opp-hz = /bits/ 64 <2745600000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp11>;
+ };
+
+ cpu4_opp25: opp-2803200000 {
+ opp-hz = /bits/ 64 <2803200000>;
+ required-opps = <&cpu4_ddr_bw_opp9>, <&cpu4_l3_bw_opp11>;
+ };
+ };
+
pmu {
compatible = "arm,armv8-pmuv3";
interrupts = <GIC_PPI 5 IRQ_TYPE_LEVEL_HIGH>;
@@ -3345,6 +3618,186 @@
#freq-domain-cells = <1>;
};
+ cpu0_ddr_bw_opp_table: cpu0-ddr-bw-opp-table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu0_ddr_bw_opp1: opp-200000000 {
+ opp-peak-kBps =/bits/ 32 <800000>;
+ };
+
+ cpu0_ddr_bw_opp2: opp-300000000 {
+ opp-peak-kBps = /bits/ 32 <1200000>;
+ };
+
+ cpu0_ddr_bw_opp3: opp-451000000 {
+ opp-peak-kBps = /bits/ 32 <1804000>;
+ };
+
+ cpu0_ddr_bw_opp4: opp-547000000 {
+ opp-peak-kBps = /bits/ 32 <2188000>;
+ };
+
+ cpu0_ddr_bw_opp5: opp-681000000 {
+ opp-peak-kBps = /bits/ 32 <2724000>;
+ };
+
+ cpu0_ddr_bw_opp6: opp-768000000 {
+ opp-peak-kBps = /bits/ 32 <3072000>;
+ };
+
+ cpu0_ddr_bw_opp7: opp-1017000000 {
+ opp-peak-kBps = /bits/ 32 <4068000>;
+ };
+ };
+
+ cpu0_l3_bw_opp_table: cpu0-l3-bw-opp-table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu0_l3_bw_opp1: opp-300000000 {
+ opp-peak-kBps = /bits/ 32 <4800000>;
+ };
+
+ cpu0_l3_bw_opp2: opp-403200000 {
+ opp-peak-kBps = /bits/ 32 <6451200>;
+ };
+
+ cpu0_l3_bw_opp3: opp-480000000 {
+ opp-peak-kBps = /bits/ 32 <7680000>;
+ };
+
+ cpu0_l3_bw_opp4: opp-576000000 {
+ opp-peak-kBps = /bits/ 32 <9216000>;
+ };
+
+ cpu0_l3_bw_opp5: opp-652800000 {
+ opp-peak-kBps = /bits/ 32 <10444800>;
+ };
+
+ cpu0_l3_bw_opp6: opp-748800000 {
+ opp-peak-kBps = /bits/ 32 <11980800>;
+ };
+
+ cpu0_l3_bw_opp7: opp-844800000 {
+ opp-peak-kBps = /bits/ 32 <13516800>;
+ };
+
+ cpu0_l3_bw_opp8: opp-940800000 {
+ opp-peak-kBps = /bits/ 32 <15052800>;
+ };
+
+ cpu0_l3_bw_opp9: opp-1036800000 {
+ opp-peak-kBps = /bits/ 32 <16588800>;
+ };
+
+ cpu0_l3_bw_opp10: opp-1132800000 {
+ opp-peak-kBps = /bits/ 32 <18124800>;
+ };
+
+ cpu0_l3_bw_opp11: opp-1209600000 {
+ opp-peak-kBps = /bits/ 32 <19353600>;
+ };
+
+ cpu0_l3_bw_opp12: opp-1305600000 {
+ opp-peak-kBps = /bits/ 32 <20889600>;
+ };
+
+ cpu0_l3_bw_opp13: opp-1401600000 {
+ opp-peak-kBps = /bits/ 32 <22425600>;
+ };
+ };
+
+ cpu4_ddr_bw_opp_table: cpu4-ddr-bw-opp-table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu4_ddr_bw_opp1: opp-300000000 {
+ opp-peak-kBps = /bits/ 32 <1200000>;
+ };
+
+ cpu4_ddr_bw_opp2: opp-451000000 {
+ opp-peak-kBps = /bits/ 32 <1804000>;
+ };
+
+ cpu4_ddr_bw_opp3: opp-547000000 {
+ opp-peak-kBps = /bits/ 32 <2188000>;
+ };
+
+ cpu4_ddr_bw_opp4: opp-681000000 {
+ opp-peak-kBps = /bits/ 32 <2724000>;
+ };
+
+ cpu4_ddr_bw_opp5: opp-768000000 {
+ opp-peak-kBps = /bits/ 32 <3072000>;
+ };
+
+ cpu4_ddr_bw_opp6: opp-1017000000 {
+ opp-peak-kBps = /bits/ 32 <4068000>;
+ };
+
+ cpu4_ddr_bw_opp7: opp-1296000000 {
+ opp-peak-kBps = /bits/ 32 <5184000>;
+ };
+
+ cpu4_ddr_bw_opp8: opp-1555000000 {
+ opp-peak-kBps = /bits/ 32 <6220000>;
+ };
+
+ cpu4_ddr_bw_opp9: opp-1804000000 {
+ opp-peak-kBps = /bits/ 32 <7216000>;
+ };
+ };
+
+ cpu4_l3_bw_opp_table: cpu4-l3-bw-opp-table {
+ compatible = "operating-points-v2";
+ opp-shared;
+
+ cpu4_l3_bw_opp1: opp-576000000 {
+ opp-peak-kBps = /bits/ 32 <9216000>;
+ };
+
+ cpu4_l3_bw_opp2: opp-652800000 {
+ opp-peak-kBps = /bits/ 32 <10444800>;
+ };
+
+ cpu4_l3_bw_opp3: opp-748800000 {
+ opp-peak-kBps = /bits/ 32 <11980800>;
+ };
+
+ cpu4_l3_bw_opp4: opp-844800000 {
+ opp-peak-kBps = /bits/ 32 <13516800>;
+ };
+
+ cpu4_l3_bw_opp5: opp-940800000 {
+ opp-peak-kBps = /bits/ 32 <15052800>;
+ };
+
+ cpu4_l3_bw_opp6: opp-1036800000 {
+ opp-peak-kBps = /bits/ 32 <16588800>;
+ };
+
+ cpu4_l3_bw_opp7: opp-1132800000 {
+ opp-peak-kBps = /bits/ 32 <18124800>;
+ };
+
+ cpu4_l3_bw_opp8: opp-1209600000 {
+ opp-peak-kBps = /bits/ 32 <19353600>;
+ };
+
+ cpu4_l3_bw_opp9: opp-1305600000 {
+ opp-peak-kBps = /bits/ 32 <20889600>;
+ };
+
+ cpu4_l3_bw_opp10: opp-1401600000 {
+ opp-peak-kBps = /bits/ 32 <22425600>;
+ };
+
+ cpu4_l3_bw_opp11: opp-1478400000 {
+ opp-peak-kBps = /bits/ 32 <23654400>;
+ };
+ };
+
wifi: wifi@18800000 {
compatible = "qcom,wcn3990-wifi";
status = "disabled";
--
The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum,
a Linux Foundation Collaborative Project
next prev parent reply other threads:[~2020-01-27 20:05 UTC|newest]
Thread overview: 40+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-01-27 20:03 [RFC v3 00/10] DDR/L3 Scaling support on SDM845 and SC7180 SoCs Sibi Sankar
2020-01-27 20:03 ` [RFC v3 01/10] arm64: dts: qcom: sdm845: Add SoC compatible to MTP Sibi Sankar
2020-01-28 20:40 ` Matthias Kaehlcke
2020-01-29 13:45 ` Sibi Sankar
2020-01-27 20:03 ` [RFC v3 02/10] cpufreq: blacklist SDM845 in cpufreq-dt-platdev Sibi Sankar
2020-01-28 20:44 ` Matthias Kaehlcke
2020-01-29 13:46 ` Sibi Sankar
2020-01-30 11:40 ` Sudeep Holla
2020-02-01 12:21 ` Sibi Sankar
2020-01-27 20:03 ` [RFC v3 03/10] cpufreq: blacklist SC7180 " Sibi Sankar
2020-01-28 20:45 ` Matthias Kaehlcke
2020-01-27 20:03 ` [RFC v3 04/10] OPP: Add and export helper to update voltage Sibi Sankar
2020-01-28 21:33 ` Matthias Kaehlcke
2020-01-29 13:49 ` Sibi Sankar
2020-01-27 20:03 ` [RFC v3 05/10] opp: of: export _opp_of_get_opp_desc_node Sibi Sankar
2020-01-27 20:03 ` [RFC v3 06/10] opp: Allow multiple opp_tables to be mapped to a single device Sibi Sankar
2020-01-27 20:03 ` [RFC v3 07/10] opp: Remove multiple attached opp tables from a device Sibi Sankar
2020-01-27 20:03 ` [RFC v3 08/10] cpufreq: qcom: Update the bandwidth levels on frequency change Sibi Sankar
2020-01-29 9:35 ` Lukasz Luba
2020-01-29 14:27 ` Sibi Sankar
2020-01-27 20:03 ` Sibi Sankar [this message]
2020-01-29 1:24 ` [RFC v3 09/10] arm64: dts: qcom: sdm845: Add cpu OPP tables Matthias Kaehlcke
2020-01-29 14:05 ` Sibi Sankar
2020-01-29 18:18 ` Matthias Kaehlcke
2020-01-27 20:03 ` [RFC v3 10/10] arm64: dts: qcom: sc7180: " Sibi Sankar
2020-01-29 2:54 ` [RFC v3 00/10] DDR/L3 Scaling support on SDM845 and SC7180 SoCs Rob Clark
2020-01-29 14:21 ` Sibi Sankar
2020-01-29 9:46 ` Lukasz Luba
2020-01-29 14:37 ` Sibi Sankar
2020-01-29 15:47 ` Lukasz Luba
2020-03-17 20:43 ` Sibi Sankar
2020-03-18 3:42 ` Viresh Kumar
2020-03-19 9:42 ` Rajendra Nayak
2020-03-19 10:11 ` Sibi Sankar
2020-03-19 10:24 ` Viresh Kumar
2020-03-19 10:53 ` Rajendra Nayak
2020-03-19 11:08 ` Viresh Kumar
2020-03-19 11:33 ` Rajendra Nayak
2020-03-20 8:01 ` Viresh Kumar
2020-03-19 10:57 ` Sibi Sankar
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200127200350.24465-10-sibis@codeaurora.org \
--to=sibis@codeaurora.org \
--cc=agross@kernel.org \
--cc=amit.kucheria@linaro.org \
--cc=bjorn.andersson@linaro.org \
--cc=david.brown@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=dianders@chromium.org \
--cc=georgi.djakov@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pm@vger.kernel.org \
--cc=mark.rutland@arm.com \
--cc=mka@chromium.org \
--cc=nm@ti.com \
--cc=rjw@rjwysocki.net \
--cc=robh+dt@kernel.org \
--cc=saravanak@google.com \
--cc=sboyd@kernel.org \
--cc=ulf.hansson@linaro.org \
--cc=vincent.guittot@linaro.org \
--cc=viresh.kumar@linaro.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).