From: shiva.linuxworks@gmail.com
To: Miquel Raynal <miquel.raynal@bootlin.com>,
Richard Weinberger <richard@nod.at>,
Vignesh Raghavendra <vigneshr@ti.com>,
Frieder Schrempf <frieder.schrempf@kontron.de>,
Boris Brezillon <bbrezillon@kernel.org>,
linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org
Cc: Shivamurthy Shastri <sshivamurthy@micron.com>
Subject: [PATCH v3 3/5] mtd: spinand: identfiy SPI NAND device with Continuous Read mode
Date: Sun, 2 Feb 2020 22:55:06 +0100 [thread overview]
Message-ID: <20200202215508.2928-4-sshivamurthy@micron.com> (raw)
In-Reply-To: <20200202215508.2928-1-sshivamurthy@micron.com>
From: Shivamurthy Shastri <sshivamurthy@micron.com>
Add SPINAND_HAS_CR_FEAT_BIT flag to identify the SPI NAND device with
the Continuous Read mode.
Currently, some of the Micron SPI NAND devices enable this feature by
default, and we need to identify them to disable while probing.
Signed-off-by: Shivamurthy Shastri <sshivamurthy@micron.com>
---
include/linux/mtd/spinand.h | 1 +
1 file changed, 1 insertion(+)
diff --git a/include/linux/mtd/spinand.h b/include/linux/mtd/spinand.h
index 4ea558bd3c46..333149b2855f 100644
--- a/include/linux/mtd/spinand.h
+++ b/include/linux/mtd/spinand.h
@@ -270,6 +270,7 @@ struct spinand_ecc_info {
};
#define SPINAND_HAS_QE_BIT BIT(0)
+#define SPINAND_HAS_CR_FEAT_BIT BIT(1)
/**
* struct spinand_info - Structure used to describe SPI NAND chips
--
2.17.1
next prev parent reply other threads:[~2020-02-02 21:57 UTC|newest]
Thread overview: 7+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-02-02 21:55 [PATCH v3 0/5] Add new series Micron SPI NAND devices shiva.linuxworks
2020-02-02 21:55 ` [PATCH v3 1/5] mtd: spinand: micron: Generalize the OOB layout structure and function names shiva.linuxworks
2020-02-02 21:55 ` [PATCH v3 2/5] mtd: spinand: micron: Add new Micron SPI NAND devices shiva.linuxworks
2020-02-02 21:55 ` shiva.linuxworks [this message]
2020-02-02 21:55 ` [PATCH v3 4/5] mtd: spinand: micron: Add M70A series " shiva.linuxworks
2020-02-05 9:54 ` Miquel Raynal
2020-02-02 21:55 ` [PATCH v3 5/5] mtd: spinand: micron: Add new Micron SPI NAND devices with multiple dies shiva.linuxworks
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20200202215508.2928-4-sshivamurthy@micron.com \
--to=shiva.linuxworks@gmail.com \
--cc=bbrezillon@kernel.org \
--cc=frieder.schrempf@kontron.de \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-mtd@lists.infradead.org \
--cc=miquel.raynal@bootlin.com \
--cc=richard@nod.at \
--cc=sshivamurthy@micron.com \
--cc=vigneshr@ti.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).