From: Haren Myneni <haren@linux.ibm.com>
To: mpe@ellerman.id.au
Cc: npiggin@gmail.com, mikey@neuling.org,
herbert@gondor.apana.org.au, frederic.barrat@fr.ibm.com,
srikar@linux.vnet.ibm.com, linux-kernel@vger.kernel.org,
hch@infradead.org, oohall@gmail.com, clg@kaod.org,
sukadev@linux.vnet.ibm.com, linuxppc-dev@lists.ozlabs.org,
ajd@linux.ibm.com
Subject: [PATCH v9 01/13] powerpc/xive: Define xive_native_alloc_irq_on_chip()
Date: Wed, 01 Apr 2020 14:25:11 -0700 [thread overview]
Message-ID: <1585776311.10664.440.camel@hbabu-laptop> (raw)
In-Reply-To: <1585775978.10664.438.camel@hbabu-laptop>
This function allocates IRQ on a specific chip. VAS needs per chip
IRQ allocation and will have IRQ handler per VAS instance.
Signed-off-by: Haren Myneni <haren@linux.ibm.com>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
---
arch/powerpc/include/asm/xive.h | 9 ++++++++-
arch/powerpc/sysdev/xive/native.c | 6 +++---
2 files changed, 11 insertions(+), 4 deletions(-)
diff --git a/arch/powerpc/include/asm/xive.h b/arch/powerpc/include/asm/xive.h
index 93f982db..d08ea11 100644
--- a/arch/powerpc/include/asm/xive.h
+++ b/arch/powerpc/include/asm/xive.h
@@ -5,6 +5,8 @@
#ifndef _ASM_POWERPC_XIVE_H
#define _ASM_POWERPC_XIVE_H
+#include <asm/opal-api.h>
+
#define XIVE_INVALID_VP 0xffffffff
#ifdef CONFIG_PPC_XIVE
@@ -108,7 +110,6 @@ struct xive_q {
int xive_native_populate_irq_data(u32 hw_irq,
struct xive_irq_data *data);
void xive_cleanup_irq_data(struct xive_irq_data *xd);
-u32 xive_native_alloc_irq(void);
void xive_native_free_irq(u32 irq);
int xive_native_configure_irq(u32 hw_irq, u32 target, u8 prio, u32 sw_irq);
@@ -137,6 +138,12 @@ int xive_native_set_queue_state(u32 vp_id, uint32_t prio, u32 qtoggle,
u32 qindex);
int xive_native_get_vp_state(u32 vp_id, u64 *out_state);
bool xive_native_has_queue_state_support(void);
+extern u32 xive_native_alloc_irq_on_chip(u32 chip_id);
+
+static inline u32 xive_native_alloc_irq(void)
+{
+ return xive_native_alloc_irq_on_chip(OPAL_XIVE_ANY_CHIP);
+}
#else
diff --git a/arch/powerpc/sysdev/xive/native.c b/arch/powerpc/sysdev/xive/native.c
index 0ff6b73..14d4406 100644
--- a/arch/powerpc/sysdev/xive/native.c
+++ b/arch/powerpc/sysdev/xive/native.c
@@ -279,12 +279,12 @@ static int xive_native_get_ipi(unsigned int cpu, struct xive_cpu *xc)
}
#endif /* CONFIG_SMP */
-u32 xive_native_alloc_irq(void)
+u32 xive_native_alloc_irq_on_chip(u32 chip_id)
{
s64 rc;
for (;;) {
- rc = opal_xive_allocate_irq(OPAL_XIVE_ANY_CHIP);
+ rc = opal_xive_allocate_irq(chip_id);
if (rc != OPAL_BUSY)
break;
msleep(OPAL_BUSY_DELAY_MS);
@@ -293,7 +293,7 @@ u32 xive_native_alloc_irq(void)
return 0;
return rc;
}
-EXPORT_SYMBOL_GPL(xive_native_alloc_irq);
+EXPORT_SYMBOL_GPL(xive_native_alloc_irq_on_chip);
void xive_native_free_irq(u32 irq)
{
--
1.8.3.1
next prev parent reply other threads:[~2020-04-01 21:26 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2020-04-01 21:19 [PATCH v9 00/13] powerpc/vas: Page fault handling for user space NX requests Haren Myneni
2020-04-01 21:25 ` Haren Myneni [this message]
2020-04-01 21:25 ` [PATCH v9 02/13] powerpc/vas: Define nx_fault_stamp in coprocessor_request_block Haren Myneni
2020-04-01 21:26 ` [PATCH v9 03/13] powerpc/vas: Alloc and setup IRQ and trigger port address Haren Myneni
2020-04-01 21:26 ` [PATCH v9 04/13] powerpc/vas: Setup fault window per VAS instance Haren Myneni
2020-04-01 21:27 ` [PATCH v9 05/13] powerpc/vas: Register NX with fault window ID and IRQ port value Haren Myneni
2020-04-01 21:28 ` [PATCH 06/13] powerpc/vas: Take reference to PID and mm for user space windows Haren Myneni
2020-04-01 22:13 ` [PATCH v9 " Haren Myneni
2020-04-01 21:28 ` [PATCH v9 07/13] powerpc/vas: Setup thread IRQ handler per VAS instance Haren Myneni
2020-04-01 21:29 ` [PATCH v9 08/13] powerpc/vas: Update CSB and notify process for fault CRBs Haren Myneni
2020-04-01 21:29 ` [PATCH v9 09/13] powerpc/vas: Return credits after handling fault Haren Myneni
2020-04-01 21:30 ` [PATCH v9 10/13] powerpc/vas: Print CRB and FIFO values Haren Myneni
2020-04-01 21:31 ` [PATCH v9 11/13] powerpc/vas: Do not use default credits for receive window Haren Myneni
2020-04-01 21:31 ` [PATCH v9 12/13] powerpc/vas: Display process stuck message Haren Myneni
2020-04-01 21:32 ` [PATCH v9 13/13] powerpc/vas: Free send window in VAS instance after credits returned Haren Myneni
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=1585776311.10664.440.camel@hbabu-laptop \
--to=haren@linux.ibm.com \
--cc=ajd@linux.ibm.com \
--cc=clg@kaod.org \
--cc=frederic.barrat@fr.ibm.com \
--cc=hch@infradead.org \
--cc=herbert@gondor.apana.org.au \
--cc=linux-kernel@vger.kernel.org \
--cc=linuxppc-dev@lists.ozlabs.org \
--cc=mikey@neuling.org \
--cc=mpe@ellerman.id.au \
--cc=npiggin@gmail.com \
--cc=oohall@gmail.com \
--cc=srikar@linux.vnet.ibm.com \
--cc=sukadev@linux.vnet.ibm.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).