linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: agross@kernel.org, bjorn.andersson@linaro.org
Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
	Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH 04/18] ARM: dts: qcom: sdx55: Add support for SDHCI controller
Date: Tue,  5 Jan 2021 15:16:22 +0530	[thread overview]
Message-ID: <20210105094636.10301-5-manivannan.sadhasivam@linaro.org> (raw)
In-Reply-To: <20210105094636.10301-1-manivannan.sadhasivam@linaro.org>

Add devicetree support for SDHCI controller found in Qualcomm SDX55 SoC.
The SDHCI controller used in this SoC is based on the MSM SDHCI v5 IP.
Hence, the support is added by reusing the existing sdhci driver with
"qcom,sdhci-msm-v5" as the fallback.

Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
 arch/arm/boot/dts/qcom-sdx55.dtsi | 12 ++++++++++++
 1 file changed, 12 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi
index eeb6bf392f93..3f8e98bfc020 100644
--- a/arch/arm/boot/dts/qcom-sdx55.dtsi
+++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
@@ -154,6 +154,18 @@ blsp1_uart3: serial@831000 {
 			status = "disabled";
 		};
 
+		sdhc_1: sdhci@8804000 {
+			compatible = "qcom,sdx55-sdhci", "qcom,sdhci-msm-v5";
+			reg = <0x08804000 0x1000>;
+			interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "hc_irq", "pwr_irq";
+			clocks = <&gcc GCC_SDCC1_AHB_CLK>,
+				 <&gcc GCC_SDCC1_APPS_CLK>;
+			clock-names = "iface", "core";
+			status = "disabled";
+		};
+
 		pdc: interrupt-controller@b210000 {
 			compatible = "qcom,sdx55-pdc", "qcom,pdc";
 			reg = <0x0b210000 0x30000>;
-- 
2.25.1


  parent reply	other threads:[~2021-01-05  9:48 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-05  9:46 [PATCH 00/18] Devicetree update for SDX55 platform Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 01/18] ARM: dts: qcom: sdx55: Add pincontrol node Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 02/18] ARM: dts: qcom: sdx55: Add reserved memory nodes Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 03/18] dt-bindings: mmc: sdhci-msm: Document the SDX55 compatible Manivannan Sadhasivam
2021-01-05  9:46 ` Manivannan Sadhasivam [this message]
2021-01-05  9:46 ` [PATCH 05/18] dt-bindings: arm-smmu: Add binding for Qcom SDX55 SMMU Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 06/18] ARM: dts: qcom: sdx55: Enable ARM SMMU Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 07/18] ARM: dts: qcom: sdx55: Add support for TCSR Mutex Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 08/18] ARM: dts: qcom: sdx55: Add Shared memory manager support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 09/18] ARM: dts: qcom: sdx55: Add QPIC BAM support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 10/18] ARM: dts: qcom: sdx55: Add QPIC NAND support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 11/18] ARM: dts: qcom: sdx55-mtp: Enable BAM DMA Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 12/18] ARM: dts: qcom: sdx55-mtp: Enable QPIC NAND Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 13/18] ARM: dts: qcom: sdx55: Add spmi node Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 14/18] ARM: dts: qcom: sdx55-mtp: Add pm8150b pmic Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 15/18] ARM: dts: qcom: sdx55-mtp: Add pmx55 pmic Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 16/18] ARM: dts: qcom: sdx55: Add rpmpd node Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 17/18] ARM: dts: qcom: Add PMIC pmx55 dts Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 18/18] ARM: dts: qcom: sdx55-mtp: Add regulator nodes Manivannan Sadhasivam

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210105094636.10301-5-manivannan.sadhasivam@linaro.org \
    --to=manivannan.sadhasivam@linaro.org \
    --cc=agross@kernel.org \
    --cc=bjorn.andersson@linaro.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).