linux-kernel.vger.kernel.org archive mirror
 help / color / mirror / Atom feed
From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: agross@kernel.org, bjorn.andersson@linaro.org
Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
	Vinod Koul <vkoul@kernel.org>,
	Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH 16/18] ARM: dts: qcom: sdx55: Add rpmpd node
Date: Tue,  5 Jan 2021 15:16:34 +0530	[thread overview]
Message-ID: <20210105094636.10301-17-manivannan.sadhasivam@linaro.org> (raw)
In-Reply-To: <20210105094636.10301-1-manivannan.sadhasivam@linaro.org>

From: Vinod Koul <vkoul@kernel.org>

This adds rpmpd node and opps for this node to the SDX55 dts.

Signed-off-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
 arch/arm/boot/dts/qcom-sdx55.dtsi | 51 +++++++++++++++++++++++++++++++
 1 file changed, 51 insertions(+)

diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi
index f3864471ba4c..6f53acc882dc 100644
--- a/arch/arm/boot/dts/qcom-sdx55.dtsi
+++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
@@ -9,6 +9,7 @@
 #include <dt-bindings/clock/qcom,gcc-sdx55.h>
 #include <dt-bindings/clock/qcom,rpmh.h>
 #include <dt-bindings/interrupt-controller/arm-gic.h>
+#include <dt-bindings/power/qcom-rpmpd.h>
 #include <dt-bindings/soc/qcom,rpmh-rsc.h>
 
 / {
@@ -371,6 +372,56 @@ rpmhcc: clock-controller {
 				clock-names = "xo";
 				clocks = <&xo_board>;
 			};
+
+			rpmhpd: power-controller {
+				compatible = "qcom,sdx55-rpmhpd";
+				#power-domain-cells = <1>;
+				operating-points-v2 = <&rpmhpd_opp_table>;
+
+				rpmhpd_opp_table: opp-table {
+					compatible = "operating-points-v2";
+
+					rpmhpd_opp_ret: opp1 {
+						opp-level = <RPMH_REGULATOR_LEVEL_RETENTION>;
+					};
+
+					rpmhpd_opp_min_svs: opp2 {
+						opp-level = <RPMH_REGULATOR_LEVEL_MIN_SVS>;
+					};
+
+					rpmhpd_opp_low_svs: opp3 {
+						opp-level = <RPMH_REGULATOR_LEVEL_LOW_SVS>;
+					};
+
+					rpmhpd_opp_svs: opp4 {
+						opp-level = <RPMH_REGULATOR_LEVEL_SVS>;
+					};
+
+					rpmhpd_opp_svs_l1: opp5 {
+						opp-level = <RPMH_REGULATOR_LEVEL_SVS_L1>;
+					};
+
+					rpmhpd_opp_nom: opp6 {
+						opp-level = <RPMH_REGULATOR_LEVEL_NOM>;
+					};
+
+					rpmhpd_opp_nom_l1: opp7 {
+						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L1>;
+					};
+
+					rpmhpd_opp_nom_l2: opp8 {
+						opp-level = <RPMH_REGULATOR_LEVEL_NOM_L2>;
+					};
+
+					rpmhpd_opp_turbo: opp9 {
+						opp-level = <RPMH_REGULATOR_LEVEL_TURBO>;
+					};
+
+					rpmhpd_opp_turbo_l1: opp10 {
+						opp-level = <RPMH_REGULATOR_LEVEL_TURBO_L1>;
+					};
+				};
+			};
 		};
 	};
 
-- 
2.25.1


  parent reply	other threads:[~2021-01-05  9:49 UTC|newest]

Thread overview: 19+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2021-01-05  9:46 [PATCH 00/18] Devicetree update for SDX55 platform Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 01/18] ARM: dts: qcom: sdx55: Add pincontrol node Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 02/18] ARM: dts: qcom: sdx55: Add reserved memory nodes Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 03/18] dt-bindings: mmc: sdhci-msm: Document the SDX55 compatible Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 04/18] ARM: dts: qcom: sdx55: Add support for SDHCI controller Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 05/18] dt-bindings: arm-smmu: Add binding for Qcom SDX55 SMMU Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 06/18] ARM: dts: qcom: sdx55: Enable ARM SMMU Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 07/18] ARM: dts: qcom: sdx55: Add support for TCSR Mutex Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 08/18] ARM: dts: qcom: sdx55: Add Shared memory manager support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 09/18] ARM: dts: qcom: sdx55: Add QPIC BAM support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 10/18] ARM: dts: qcom: sdx55: Add QPIC NAND support Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 11/18] ARM: dts: qcom: sdx55-mtp: Enable BAM DMA Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 12/18] ARM: dts: qcom: sdx55-mtp: Enable QPIC NAND Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 13/18] ARM: dts: qcom: sdx55: Add spmi node Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 14/18] ARM: dts: qcom: sdx55-mtp: Add pm8150b pmic Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 15/18] ARM: dts: qcom: sdx55-mtp: Add pmx55 pmic Manivannan Sadhasivam
2021-01-05  9:46 ` Manivannan Sadhasivam [this message]
2021-01-05  9:46 ` [PATCH 17/18] ARM: dts: qcom: Add PMIC pmx55 dts Manivannan Sadhasivam
2021-01-05  9:46 ` [PATCH 18/18] ARM: dts: qcom: sdx55-mtp: Add regulator nodes Manivannan Sadhasivam

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=20210105094636.10301-17-manivannan.sadhasivam@linaro.org \
    --to=manivannan.sadhasivam@linaro.org \
    --cc=agross@kernel.org \
    --cc=bjorn.andersson@linaro.org \
    --cc=linux-arm-msm@vger.kernel.org \
    --cc=linux-kernel@vger.kernel.org \
    --cc=vkoul@kernel.org \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).