From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: agross@kernel.org, bjorn.andersson@linaro.org
Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH v2 06/18] ARM: dts: qcom: sdx55: Enable ARM SMMU
Date: Tue, 5 Jan 2021 17:56:37 +0530 [thread overview]
Message-ID: <20210105122649.13581-7-manivannan.sadhasivam@linaro.org> (raw)
In-Reply-To: <20210105122649.13581-1-manivannan.sadhasivam@linaro.org>
From: Bjorn Andersson <bjorn.andersson@linaro.org>
Add a node for the ARM SMMU found in the SDX55.
Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
arch/arm/boot/dts/qcom-sdx55.dtsi | 24 ++++++++++++++++++++++++
1 file changed, 24 insertions(+)
diff --git a/arch/arm/boot/dts/qcom-sdx55.dtsi b/arch/arm/boot/dts/qcom-sdx55.dtsi
index 3f8e98bfc020..927f43a7414c 100644
--- a/arch/arm/boot/dts/qcom-sdx55.dtsi
+++ b/arch/arm/boot/dts/qcom-sdx55.dtsi
@@ -185,6 +185,30 @@ tlmm: pinctrl@f100000 {
#interrupt-cells = <2>;
};
+ apps_smmu: iommu@15000000 {
+ compatible = "qcom,sdx55-smmu-500", "arm,mmu-500";
+ reg = <0x15000000 0x20000>;
+ #iommu-cells = <2>;
+ #global-interrupts = <1>;
+ interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
+ <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
+ };
+
intc: interrupt-controller@17800000 {
compatible = "qcom,msm-qgic2";
interrupt-controller;
--
2.25.1
next prev parent reply other threads:[~2021-01-05 12:30 UTC|newest]
Thread overview: 39+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-01-05 12:26 [PATCH v2 00/18] Devicetree update for SDX55 platform Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 01/18] ARM: dts: qcom: sdx55: Add pincontrol node Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 02/18] ARM: dts: qcom: sdx55: Add reserved memory nodes Manivannan Sadhasivam
2021-01-05 18:05 ` Bjorn Andersson
2021-01-06 3:07 ` Manivannan Sadhasivam
2021-01-06 3:42 ` Bjorn Andersson
2021-01-06 7:18 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 03/18] dt-bindings: mmc: sdhci-msm: Document the SDX55 compatible Manivannan Sadhasivam
2021-01-05 15:53 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 04/18] ARM: dts: qcom: sdx55: Add support for SDHCI controller Manivannan Sadhasivam
2021-01-05 15:52 ` Vinod Koul
2021-01-06 10:26 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 05/18] dt-bindings: arm-smmu: Add binding for Qcom SDX55 SMMU Manivannan Sadhasivam
2021-01-05 15:49 ` Vinod Koul
2021-01-05 12:26 ` Manivannan Sadhasivam [this message]
2021-01-05 12:26 ` [PATCH v2 07/18] ARM: dts: qcom: sdx55: Add support for TCSR Mutex Manivannan Sadhasivam
2021-01-05 15:52 ` Vinod Koul
2021-01-05 18:20 ` Bjorn Andersson
2021-01-05 12:26 ` [PATCH v2 08/18] ARM: dts: qcom: sdx55: Add Shared memory manager support Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 09/18] ARM: dts: qcom: sdx55: Add QPIC BAM support Manivannan Sadhasivam
2021-01-05 15:50 ` Vinod Koul
2021-01-05 15:55 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 10/18] ARM: dts: qcom: sdx55: Add QPIC NAND support Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-06 7:29 ` Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 11/18] ARM: dts: qcom: sdx55-mtp: Enable BAM DMA Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 12/18] ARM: dts: qcom: sdx55-mtp: Enable QPIC NAND Manivannan Sadhasivam
2021-01-05 15:51 ` Vinod Koul
2021-01-05 12:26 ` [PATCH v2 13/18] ARM: dts: qcom: sdx55: Add spmi node Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 14/18] ARM: dts: qcom: sdx55-mtp: Add pm8150b pmic Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 15/18] ARM: dts: qcom: sdx55-mtp: Add pmx55 pmic Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 16/18] ARM: dts: qcom: sdx55: Add rpmpd node Manivannan Sadhasivam
2021-01-05 12:26 ` [PATCH v2 17/18] ARM: dts: qcom: Add PMIC pmx55 dts Manivannan Sadhasivam
2021-01-05 18:10 ` Bjorn Andersson
2021-01-05 12:26 ` [PATCH v2 18/18] ARM: dts: qcom: sdx55-mtp: Add regulator nodes Manivannan Sadhasivam
2021-01-05 18:16 ` Bjorn Andersson
2021-01-06 10:54 ` Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210105122649.13581-7-manivannan.sadhasivam@linaro.org \
--to=manivannan.sadhasivam@linaro.org \
--cc=agross@kernel.org \
--cc=bjorn.andersson@linaro.org \
--cc=linux-arm-msm@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).