arm26: add L1_CACHE_SHIFT
diff mbox series

Message ID 20060114223448.GA8002@mipter.zuzino.mipt.ru
State New, archived
Headers show
Series
  • arm26: add L1_CACHE_SHIFT
Related show

Commit Message

Alexey Dobriyan Jan. 14, 2006, 10:34 p.m. UTC
Fix reiserfs compilation as a side effect =)

Signed-off-by: Alexey Dobriyan <adobriyan@gmail.com>
---

 include/asm-arm26/cache.h |    3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)


-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Comments

Ian molton Jan. 15, 2006, 11:06 p.m. UTC | #1
Alexey Dobriyan wrote:
> Fix reiserfs compilation as a side effect =)

Obviosuly correct...

Signed-off-by: Ian Molton <spyro@f2s.com>
Signed-off-by: Alexey Dobriyan <adobriyan@gmail.com>
---

  include/asm-arm26/cache.h |    3 ++-
  1 file changed, 2 insertions(+), 1 deletion(-)

--- a/include/asm-arm26/cache.h
+++ b/include/asm-arm26/cache.h
@@ -4,7 +4,8 @@
  #ifndef __ASMARM_CACHE_H
  #define __ASMARM_CACHE_H

-#define        L1_CACHE_BYTES  32
+#define        L1_CACHE_SHIFT  5
+#define        L1_CACHE_BYTES  (1 << L1_CACHE_SHIFT)
  #define        L1_CACHE_ALIGN(x) 
(((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
  #define        SMP_CACHE_BYTES L1_CACHE_BYTES




-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Patch
diff mbox series

--- a/include/asm-arm26/cache.h
+++ b/include/asm-arm26/cache.h
@@ -4,7 +4,8 @@ 
 #ifndef __ASMARM_CACHE_H
 #define __ASMARM_CACHE_H
 
-#define        L1_CACHE_BYTES  32
+#define        L1_CACHE_SHIFT  5
+#define        L1_CACHE_BYTES  (1 << L1_CACHE_SHIFT)
 #define        L1_CACHE_ALIGN(x)       (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
 #define        SMP_CACHE_BYTES L1_CACHE_BYTES