From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: p.zabel@pengutronix.de, mturquette@baylibre.com,
sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org,
lee.jones@linaro.org, arnd@arndb.de
Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com,
mp-cs@actions-semi.com, 96boards@ucrobotics.com,
devicetree@vger.kernel.org, daniel.thompson@linaro.org,
amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org,
linux-kernel@vger.kernel.org, hzhang@ucrobotics.com,
bdong@ucrobotics.com, manivannanece23@gmail.com,
thomas.liau@actions-semi.com, jeff.chen@actions-semi.com,
pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com,
Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH v2 01/10] dt-bindings: clock: Add syscon support to Actions Semi Owl SoCs
Date: Wed, 1 Aug 2018 09:09:06 +0530 [thread overview]
Message-ID: <20180801033915.15880-2-manivannan.sadhasivam@linaro.org> (raw)
In-Reply-To: <20180801033915.15880-1-manivannan.sadhasivam@linaro.org>
Since the clock and reset management units are sharing the same memory
map, document the clock bindings to support System Controller.
Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
---
.../bindings/clock/actions,owl-cmu.txt | 21 +++++++++++++------
1 file changed, 15 insertions(+), 6 deletions(-)
diff --git a/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt
index d1e60d297387..649c95fc4582 100644
--- a/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt
+++ b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt
@@ -9,8 +9,6 @@ Required Properties:
- compatible: should be one of the following,
"actions,s900-cmu"
"actions,s700-cmu"
-- reg: physical base address of the controller and length of memory mapped
- region.
- clocks: Reference to the parent clocks ("hosc", "losc")
- #clock-cells: should be 1.
@@ -21,6 +19,13 @@ All available clocks are defined as preprocessor macros in corresponding
dt-bindings/clock/actions,s900-cmu.h or actions,s700-cmu.h header and can be
used in device tree sources.
+The CMU registers are part of the system-controller block on Owl SoCs.
+
+Parent node should have the following properties :
+- compatible: "syscon", "simple-mfd"
+- reg: physical base address of the controller and length of memory mapped
+ region.
+
External clocks:
The hosc clock used as input for the plls is generated outside the SoC. It is
@@ -31,11 +36,15 @@ Actions Semi S900 CMU also requires one more clock:
Example: Clock Management Unit node:
- cmu: clock-controller@e0160000 {
- compatible = "actions,s900-cmu";
+ sysctrl: system-controller@e0160000 {
+ compatible = "syscon", "simple-mfd";
reg = <0x0 0xe0160000 0x0 0x1000>;
- clocks = <&hosc>, <&losc>;
- #clock-cells = <1>;
+
+ cmu: clock-controller {
+ compatible = "actions,s900-cmu";
+ clocks = <&hosc>, <&losc>;
+ #clock-cells = <1>;
+ };
};
Example: UART controller node that consumes clock generated by the clock
--
2.17.1
next prev parent reply other threads:[~2018-08-01 3:40 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2018-08-01 3:39 [PATCH v2 00/10] Add Reset Controller support for Actions Semi Owl SoCs Manivannan Sadhasivam
2018-08-01 3:39 ` Manivannan Sadhasivam [this message]
2018-08-07 17:48 ` [PATCH v2 01/10] dt-bindings: clock: Add syscon support to " Rob Herring
2018-08-01 3:39 ` [PATCH v2 02/10] arm64: dts: actions: Convert Owl SoCs clock-controller nodes to syscon Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 03/10] clk: actions: Add syscon support for Actions Semi Owl SoCs Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 04/10] dt-bindings: reset: Add Actions Semi S900 SoC RMU support Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 05/10] dt-bindings: reset: Add Actions Semi S700 " Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 06/10] arm64: dts: actions: Add RMU node for Actions Semi S900 SoC Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 07/10] arm64: dts: actions: Add RMU node for Actions Semi S700 SoC Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 08/10] reset: Add Actions Semi S900 SoC Reset Management Unit support Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 09/10] reset: Add Actions Semi S700 " Manivannan Sadhasivam
2018-08-01 3:39 ` [PATCH v2 10/10] MAINTAINERS: Add entry for Actions Semi Owl SoCs Reset Management Unit Manivannan Sadhasivam
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20180801033915.15880-2-manivannan.sadhasivam@linaro.org \
--to=manivannan.sadhasivam@linaro.org \
--cc=96boards@ucrobotics.com \
--cc=afaerber@suse.de \
--cc=amit.kucheria@linaro.org \
--cc=arnd@arndb.de \
--cc=bdong@ucrobotics.com \
--cc=daniel.thompson@linaro.org \
--cc=devicetree@vger.kernel.org \
--cc=edgar.righi@lsitec.org.br \
--cc=hzhang@ucrobotics.com \
--cc=jeff.chen@actions-semi.com \
--cc=lee.jones@linaro.org \
--cc=linux-arm-kernel@lists.infradead.org \
--cc=linux-clk@vger.kernel.org \
--cc=linux-kernel@vger.kernel.org \
--cc=liuwei@actions-semi.com \
--cc=manivannanece23@gmail.com \
--cc=mp-cs@actions-semi.com \
--cc=mturquette@baylibre.com \
--cc=p.zabel@pengutronix.de \
--cc=pn@denx.de \
--cc=robh+dt@kernel.org \
--cc=sboyd@kernel.org \
--cc=sravanhome@gmail.com \
--cc=thomas.liau@actions-semi.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).