From: "David E. Box" <david.e.box@linux.intel.com>
To: lee.jones@linaro.org, bhelgaas@google.com, andy.shevchenko@gmail.com
Cc: "David E. Box" <david.e.box@linux.intel.com>,
mgross@linux.intel.com, srinivas.pandruvada@intel.com,
linux-kernel@vger.kernel.org,
platform-driver-x86@vger.kernel.org, linux-pci@vger.kernel.org
Subject: [PATCH v3 5/5] MFD: intel_extended_cap: Add support for Intel SDSi
Date: Wed, 22 Sep 2021 14:30:07 -0700 [thread overview]
Message-ID: <20210922213007.2738388-6-david.e.box@linux.intel.com> (raw)
In-Reply-To: <20210922213007.2738388-1-david.e.box@linux.intel.com>
Adds platform device support for the Intel Software Defined Silicon (SDSi)
device.
Signed-off-by: David E. Box <david.e.box@linux.intel.com>
---
V3: New patch
drivers/mfd/intel_pmt.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/drivers/mfd/intel_pmt.c b/drivers/mfd/intel_pmt.c
index a6fe50f65479..5d9adcfa67db 100644
--- a/drivers/mfd/intel_pmt.c
+++ b/drivers/mfd/intel_pmt.c
@@ -30,6 +30,7 @@
#define INTEL_EXT_CAP_ID_TELEMETRY 2
#define INTEL_EXT_CAP_ID_WATCHER 3
#define INTEL_EXT_CAP_ID_CRASHLOG 4
+#define INTEL_EXT_CAP_ID_SDSI 65
#define INTEL_EXT_CAP_PREFIX "intel_extnd_cap"
#define FEATURE_ID_NAME_LENGTH 25
@@ -38,6 +39,7 @@ static int intel_ext_cap_allow_list[] = {
INTEL_EXT_CAP_ID_TELEMETRY,
INTEL_EXT_CAP_ID_WATCHER,
INTEL_EXT_CAP_ID_CRASHLOG,
+ INTEL_EXT_CAP_ID_SDSI,
};
struct intel_ext_cap_header {
--
2.25.1
next prev parent reply other threads:[~2021-09-22 21:30 UTC|newest]
Thread overview: 15+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-09-22 21:30 [PATCH v3 0/5] Add general DVSEC/VSEC support David E. Box
2021-09-22 21:30 ` [PATCH v3 1/5] PCI: Add #defines for accessing PCIE DVSEC fields David E. Box
2021-09-27 17:30 ` Bjorn Helgaas
2021-09-22 21:30 ` [PATCH v3 2/5] MFD: intel_pmt: Support non-PMT capabilities David E. Box
2021-09-27 17:36 ` Greg KH
2021-09-27 18:40 ` David E. Box
2021-09-28 5:01 ` Greg KH
2021-09-28 7:54 ` Lee Jones
2021-09-28 9:10 ` Greg KH
2021-09-28 10:03 ` Lee Jones
2021-09-22 21:30 ` [PATCH v3 3/5] MFD: intel_pmt: Add support for PCIe VSEC structures David E. Box
2021-09-22 21:30 ` [PATCH v3 4/5] MFD: intel_pmt: Add DG2 support David E. Box
2021-09-22 21:30 ` David E. Box [this message]
2021-09-23 9:04 ` [PATCH v3 0/5] Add general DVSEC/VSEC support Hans de Goede
2021-09-23 15:44 ` David E. Box
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210922213007.2738388-6-david.e.box@linux.intel.com \
--to=david.e.box@linux.intel.com \
--cc=andy.shevchenko@gmail.com \
--cc=bhelgaas@google.com \
--cc=lee.jones@linaro.org \
--cc=linux-kernel@vger.kernel.org \
--cc=linux-pci@vger.kernel.org \
--cc=mgross@linux.intel.com \
--cc=platform-driver-x86@vger.kernel.org \
--cc=srinivas.pandruvada@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).