From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-16.6 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_PATCH,MAILING_LIST_MULTI, MENTIONS_GIT_HOSTING,SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 50F04C433ED for ; Sun, 18 Apr 2021 16:34:08 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D085E61003 for ; Sun, 18 Apr 2021 16:34:07 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D085E61003 Authentication-Results: mail.kernel.org; dmarc=fail (p=none dis=none) header.from=amsat.org Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:49618 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lYAN4-0003k8-RJ for qemu-devel@archiver.kernel.org; Sun, 18 Apr 2021 12:34:06 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:43220) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lYAKj-0002Ij-6R for qemu-devel@nongnu.org; Sun, 18 Apr 2021 12:31:41 -0400 Received: from mail-wr1-x432.google.com ([2a00:1450:4864:20::432]:34385) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lYAKh-0004L8-AL for qemu-devel@nongnu.org; Sun, 18 Apr 2021 12:31:40 -0400 Received: by mail-wr1-x432.google.com with SMTP id r7so19489016wrm.1 for ; Sun, 18 Apr 2021 09:31:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=sender:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=IzxIGNC54x85PzDMRqSoWzn4Ot4IpnDlsbORVyeTgaA=; b=mbf83tYxc+N5asO9kg45UiJy1dIzC8scwiiw++Az9Z5L5Xh35mJJLokxzfLnyhD5CC ZIeeKRkCHKh4kKm0mvdwBlrj3bu1JzfvVjvPpeuWcLXjEGakLJN/H4ehwxOWhgV8jUHT /uHp4RjiX90gnFjiNia8bgBorSPrcZ3yVpsR3wBK/U+22UqZRERPgEP1nn83+fzCgReY D27BGbOOeqSvaxcm3HFYwncj8HrpixkebxXWKP/qkYUHVjKpCUKeZif8APBEGprlxhzP 3mW5cE/uH30VfCbqZKXYcBtM+mo2yHRRPwX71mlSDILyzbjfW0RBDMOmIzk79aF5iSNZ fgTg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:sender:from:to:cc:subject:date:message-id :mime-version:content-transfer-encoding; bh=IzxIGNC54x85PzDMRqSoWzn4Ot4IpnDlsbORVyeTgaA=; b=D63crwzxyztQ4pHdWZFW5/Yfm9VLQ0WvmFpHav1l6qo6nM56wiizVg0kqMQ9MkxVrc 7qsZpNXiH0lStsnXaiEpkVmSczrWLMDGeCx0iIjMZ1OEWWnlsphTqpBVw/0KQU4ET/5n x+DtUMSXKKIHCB1z13kvLaB9Qy0Uo97/sQvprMLLf11R86tKkHE14ddqC9wREvE1quB9 /eNL79aYD9sSbHLGFe7aG8H8LjmFzHzU9p17MQrOgJFV9f22Z3FdEHRZLxQtEywnYL+Q ilQSSu+he9HBk/hx+58BbHUSqN/DAMYQJf2D/JYpRw8S85i5Fq81dy1Jm3gMXmRqaSJE kXVQ== X-Gm-Message-State: AOAM531ooamczYKgyQqPqoEgarV0JFdHPcoNfT8aRzJ5rPprW+uyFZDd YGCBpbfjfqEdz6IU89ojvcurReVM2s+uJQ== X-Google-Smtp-Source: ABdhPJzUfUG94tkhkZUqJHzxD9tzspsIq5IxMnuQLTPAWSAT4tD2dzb5RMxa1GJnF7Guz1FS/Fk6Pg== X-Received: by 2002:adf:df0a:: with SMTP id y10mr10101332wrl.246.1618763497412; Sun, 18 Apr 2021 09:31:37 -0700 (PDT) Received: from localhost.localdomain (39.red-81-40-121.staticip.rima-tde.net. [81.40.121.39]) by smtp.gmail.com with ESMTPSA id y17sm20042775wrq.76.2021.04.18.09.31.36 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 18 Apr 2021 09:31:36 -0700 (PDT) From: =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= To: qemu-devel@nongnu.org Subject: [PATCH 00/26] target/mips: Re-org to allow KVM-only builds Date: Sun, 18 Apr 2021 18:31:08 +0200 Message-Id: <20210418163134.1133100-1-f4bug@amsat.org> X-Mailer: git-send-email 2.26.3 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable Received-SPF: pass client-ip=2a00:1450:4864:20::432; envelope-from=philippe.mathieu.daude@gmail.com; helo=mail-wr1-x432.google.com X-Spam_score_int: -14 X-Spam_score: -1.5 X-Spam_bar: - X-Spam_report: (-1.5 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FORGED_FROMDOMAIN=0.249, FREEMAIL_FROM=0.001, HEADER_FROM_DIFFERENT_DOMAINS=0.249, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: Aleksandar Rikalo , Huacai Chen , Richard Henderson , =?UTF-8?q?Philippe=20Mathieu-Daud=C3=A9?= , Aurelien Jarno Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" TL;DR:=0D =0D This series restrict TCG-specific objects by moving them to=0D the tcg/ subdir. Code is moved around to satisfy 3 cases:=0D { generic sysemu / tcg sysemu / tcg user}.=0D =0D Hi,=0D =0D This series move the MIPS TCG files under target/mips/tcg/.=0D tcg/ is split into {sysemu and user}, and code common to=0D both user/sysemu is left under tcg/ root.=0D =0D Non-user code is moved to sysemu/ (common to TCG and KVM).=0D =0D - Patches 1 & 6 are Meson generic=0D - Patches 2 to 5 move generic symbols around to satisfly KVM linking=0D - Patch 8 introduces tcg-internal.h where we'll move TCG specific=0D prototypes from the current big internal.h=0D - Patches 9-24 move code by topic (first user, then sysemu, then tcg)=0D - Patch 25 restrict TCG specific machines to TCG (to actually=0D only build malta/loongson3-virt machines when restricted to KVM)=0D - Patch 26 finally add a CI job with "KVM-only" config:=0D https://gitlab.com/philmd/qemu/-/jobs/1189874868 (12min 5sec)=0D =0D Diffstat is not that bad, and many #ifdef'ry removed.=0D =0D Please review,=0D =0D Phil.=0D =0D Based-on: <20210413081008.3409459-1-f4bug@amsat.org>=0D "exec: Remove accel/tcg/ from include paths"=0D =0D Philippe Mathieu-Daud=C3=A9 (26):=0D target/mips: Simplify meson TCG rules=0D target/mips: Move IEEE rounding mode array to new source file=0D target/mips: Move msa_reset() to new source file=0D target/mips: Make CPU/FPU regnames[] arrays global=0D target/mips: Restrict mips_cpu_dump_state() to cpu.c=0D target/mips: Extract load/store helpers to ldst_helper.c=0D meson: Introduce meson_user_arch source set for arch-specific=0D user-mode=0D target/mips: Introduce tcg-internal.h for TCG specific declarations=0D target/mips: Add simple user-mode mips_cpu_do_interrupt()=0D target/mips: Add simple user-mode mips_cpu_tlb_fill()=0D target/mips: Move cpu_signal_handler definition around=0D target/mips: Move sysemu specific files under sysemu/ subfolder=0D target/mips: Move code related to physical addressing to sysemu/phys.c=0D target/mips: Move sysemu TCG-specific code to tcg/sysemu/ subfolder=0D target/mips: Restrict mmu_init() to TCG=0D target/mips: Move tlb_helper.c to tcg/sysemu/=0D target/mips: Restrict CPUMIPSTLBContext::map_address() handlers scope=0D target/mips: Move Special opcodes to tcg/sysemu/special_helper.c=0D target/mips: Move helper_cache() to tcg/sysemu/special_helper.c=0D target/mips: Move TLB management helpers to tcg/sysemu/tlb_helper.c=0D target/mips: Move exception management code to exception.c=0D target/mips: Move CP0 helpers to sysemu/cp0.c=0D target/mips: Move helper.h -> tcg/helper.h.inc=0D target/mips: Move TCG source files under tcg/ sub directory=0D hw/mips: Restrict non-virtualized machines to TCG=0D gitlab-ci: Add KVM mips64el cross-build jobs=0D =0D meson.build | 6 +=0D target/mips/helper.h | 787 +-----------=0D target/mips/internal.h | 97 +-=0D target/mips/tcg/tcg-internal.h | 64 +=0D target/mips/tcg/helper.h.inc | 613 +++++++++=0D target/mips/{ =3D> tcg}/msa_helper.h.inc | 0=0D target/mips/tcg/sysemu_helper.h.inc | 184 +++=0D target/mips/{ =3D> tcg}/mips32r6.decode | 0=0D target/mips/{ =3D> tcg}/mips64r6.decode | 0=0D target/mips/{ =3D> tcg}/msa32.decode | 0=0D target/mips/{ =3D> tcg}/msa64.decode | 0=0D target/mips/{ =3D> tcg}/tx79.decode | 0=0D target/mips/cpu.c | 307 ++---=0D target/mips/fpu.c | 25 +=0D target/mips/msa.c | 60 +=0D target/mips/op_helper.c | 1210 ------------------=0D target/mips/{ =3D> sysemu}/addr.c | 0=0D target/mips/sysemu/cp0.c | 123 ++=0D target/mips/{ =3D> sysemu}/cp0_timer.c | 0=0D target/mips/{ =3D> sysemu}/machine.c | 0=0D target/mips/sysemu/physaddr.c | 257 ++++=0D target/mips/{ =3D> tcg}/dsp_helper.c | 0=0D target/mips/tcg/exception.c | 169 +++=0D target/mips/{ =3D> tcg}/fpu_helper.c | 8 -=0D target/mips/tcg/ldst_helper.c | 304 +++++=0D target/mips/{ =3D> tcg}/lmmi_helper.c | 0=0D target/mips/{ =3D> tcg}/msa_helper.c | 36 -=0D target/mips/{ =3D> tcg}/msa_translate.c | 0=0D target/mips/{ =3D> tcg}/mxu_translate.c | 0=0D target/mips/tcg/op_helper.c | 421 ++++++=0D target/mips/{ =3D> tcg}/rel6_translate.c | 0=0D target/mips/{ =3D> tcg/sysemu}/cp0_helper.c | 0=0D target/mips/{ =3D> tcg/sysemu}/mips-semi.c | 0=0D target/mips/tcg/sysemu/special_helper.c | 183 +++=0D target/mips/{ =3D> tcg/sysemu}/tlb_helper.c | 612 +++++----=0D target/mips/{ =3D> tcg}/translate.c | 91 --=0D target/mips/{ =3D> tcg}/translate_addr_const.c | 0=0D target/mips/{ =3D> tcg}/tx79_translate.c | 0=0D target/mips/{ =3D> tcg}/txx9_translate.c | 0=0D target/mips/tcg/user/helper.c | 64 +=0D target/mips/tcg/user/stubs.c | 29 +=0D .gitlab-ci.d/crossbuilds.yml | 8 +=0D hw/mips/meson.build | 11 +-=0D target/mips/meson.build | 55 +-=0D target/mips/sysemu/meson.build | 7 +=0D target/mips/tcg/meson.build | 35 +=0D target/mips/tcg/sysemu/meson.build | 6 +=0D target/mips/tcg/user/meson.build | 4 +=0D 48 files changed, 3034 insertions(+), 2742 deletions(-)=0D create mode 100644 target/mips/tcg/tcg-internal.h=0D create mode 100644 target/mips/tcg/helper.h.inc=0D rename target/mips/{ =3D> tcg}/msa_helper.h.inc (100%)=0D create mode 100644 target/mips/tcg/sysemu_helper.h.inc=0D rename target/mips/{ =3D> tcg}/mips32r6.decode (100%)=0D rename target/mips/{ =3D> tcg}/mips64r6.decode (100%)=0D rename target/mips/{ =3D> tcg}/msa32.decode (100%)=0D rename target/mips/{ =3D> tcg}/msa64.decode (100%)=0D rename target/mips/{ =3D> tcg}/tx79.decode (100%)=0D create mode 100644 target/mips/fpu.c=0D create mode 100644 target/mips/msa.c=0D delete mode 100644 target/mips/op_helper.c=0D rename target/mips/{ =3D> sysemu}/addr.c (100%)=0D create mode 100644 target/mips/sysemu/cp0.c=0D rename target/mips/{ =3D> sysemu}/cp0_timer.c (100%)=0D rename target/mips/{ =3D> sysemu}/machine.c (100%)=0D create mode 100644 target/mips/sysemu/physaddr.c=0D rename target/mips/{ =3D> tcg}/dsp_helper.c (100%)=0D create mode 100644 target/mips/tcg/exception.c=0D rename target/mips/{ =3D> tcg}/fpu_helper.c (99%)=0D create mode 100644 target/mips/tcg/ldst_helper.c=0D rename target/mips/{ =3D> tcg}/lmmi_helper.c (100%)=0D rename target/mips/{ =3D> tcg}/msa_helper.c (99%)=0D rename target/mips/{ =3D> tcg}/msa_translate.c (100%)=0D rename target/mips/{ =3D> tcg}/mxu_translate.c (100%)=0D create mode 100644 target/mips/tcg/op_helper.c=0D rename target/mips/{ =3D> tcg}/rel6_translate.c (100%)=0D rename target/mips/{ =3D> tcg/sysemu}/cp0_helper.c (100%)=0D rename target/mips/{ =3D> tcg/sysemu}/mips-semi.c (100%)=0D create mode 100644 target/mips/tcg/sysemu/special_helper.c=0D rename target/mips/{ =3D> tcg/sysemu}/tlb_helper.c (76%)=0D rename target/mips/{ =3D> tcg}/translate.c (99%)=0D rename target/mips/{ =3D> tcg}/translate_addr_const.c (100%)=0D rename target/mips/{ =3D> tcg}/tx79_translate.c (100%)=0D rename target/mips/{ =3D> tcg}/txx9_translate.c (100%)=0D create mode 100644 target/mips/tcg/user/helper.c=0D create mode 100644 target/mips/tcg/user/stubs.c=0D create mode 100644 target/mips/sysemu/meson.build=0D create mode 100644 target/mips/tcg/meson.build=0D create mode 100644 target/mips/tcg/sysemu/meson.build=0D create mode 100644 target/mips/tcg/user/meson.build=0D =0D -- =0D 2.26.3=0D =0D