From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-arm@nongnu.org, qemu-devel@nongnu.org
Subject: [PATCH for-6.1 0/6] arm: Fix a handful of M-profile bugs
Date: Fri, 23 Jul 2021 17:21:40 +0100 [thread overview]
Message-ID: <20210723162146.5167-1-peter.maydell@linaro.org> (raw)
This patchset fixes a handful of minor M-profile bugs:
* The low 2 bits of SP should not be writeable (they are always 0)
* Missing 'return' statements for some "tail chain to another
exception after detecting an error during exception return" cases
* Alignment faults were being incorrectly reported to the guest
as MMU faults
* ISCR.ISRPENDING wasn't being set if there was a pending
but non-enabled interrupt
* ISCR.VECTPENDING is 9 bits, not 8
* ISCR.VECTPENDING was missing the new-for-v8.1M behaviour where
it hides the identity of a pending Secure exception from a
NonSecure read of the register
Nothing here is very critical, but they might as well go into
6.1 because they are bugfixes.
thanks
-- PMM
Peter Maydell (6):
target/arm: Enforce that M-profile SP low 2 bits are always zero
target/arm: Add missing 'return's after calling v7m_exception_taken()
target/arm: Report M-profile alignment faults correctly to the guest
hw/intc/armv7m_nvic: ISCR.ISRPENDING is set for non-enabled pending
interrupts
hw/intc/armv7m_nvic: Correct size of ICSR.VECTPENDING
hw/intc/armv7m_nvic: for v8.1M VECTPENDING hides S exceptions from NS
hw/intc/armv7m_nvic.c | 40 ++++++++++++++++++++++++++++------------
target/arm/gdbstub.c | 4 ++++
target/arm/m_helper.c | 24 ++++++++++++++++++------
target/arm/translate.c | 3 +++
4 files changed, 53 insertions(+), 18 deletions(-)
--
2.20.1
next reply other threads:[~2021-07-23 16:24 UTC|newest]
Thread overview: 13+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-07-23 16:21 Peter Maydell [this message]
2021-07-23 16:21 ` [PATCH for-6.1 1/6] target/arm: Enforce that M-profile SP low 2 bits are always zero Peter Maydell
2021-07-25 18:14 ` Richard Henderson
2021-07-23 16:21 ` [PATCH for-6.1 2/6] target/arm: Add missing 'return's after calling v7m_exception_taken() Peter Maydell
2021-07-25 18:15 ` Richard Henderson
2021-07-23 16:21 ` [PATCH for-6.1 3/6] target/arm: Report M-profile alignment faults correctly to the guest Peter Maydell
2021-07-25 18:16 ` Richard Henderson
2021-07-23 16:21 ` [PATCH for-6.1 4/6] hw/intc/armv7m_nvic: ISCR.ISRPENDING is set for non-enabled pending interrupts Peter Maydell
2021-07-25 18:18 ` Richard Henderson
2021-07-23 16:21 ` [PATCH for-6.1 5/6] hw/intc/armv7m_nvic: Correct size of ICSR.VECTPENDING Peter Maydell
2021-07-25 18:18 ` Richard Henderson
2021-07-23 16:21 ` [PATCH for-6.1 6/6] hw/intc/armv7m_nvic: for v8.1M VECTPENDING hides S exceptions from NS Peter Maydell
2021-07-25 18:23 ` Richard Henderson
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20210723162146.5167-1-peter.maydell@linaro.org \
--to=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).