From: "Wang, Lei" <lei4.wang@intel.com>
To: pbonzini@redhat.com
Cc: qemu-devel@nongnu.org, dgilbert@redhat.com, berrange@redhat.com,
xiaoyao.li@intel.com, yang.zhong@linux.intel.com
Subject: [PATCH v2 0/6] Support for new CPU model SapphireRapids
Date: Wed, 2 Nov 2022 01:52:50 -0700 [thread overview]
Message-ID: <20221102085256.81139-1-lei4.wang@intel.com> (raw)
This series aims to add a new CPU model SapphireRapids, and tries to
address the problem stated in
https://lore.kernel.org/all/20220812055751.14553-1-lei4.wang@intel.com/T/#mcf67dbd1ad37c65d7988c36a2b267be9afd2fb30,
so that named CPU model can define its own AMX values, and QEMU won't
pass the wrong AMX values to KVM in future platforms if they have
different values supported.
The original patch is
https://lore.kernel.org/all/20220812055751.14553-1-lei4.wang@intel.com/T/#u.
---
Changelog:
v2:
- Fix when passing all zeros of AMX-related CPUID, QEMU will warn
unsupported.
- Remove unnecessary function definition and make code cleaner.
- Fix some typos.
- v1:
https://lore.kernel.org/qemu-devel/20221027020036.373140-1-lei4.wang@intel.com/T/#t
Wang, Lei (6):
i386: Introduce FeatureWordInfo for AMX CPUID leaf 0x1D and 0x1E
i386: Remove unused parameter "uint32_t bit" in
feature_word_description()
i386: Introduce new struct "MultiBitFeatureInfo" for multi-bit
features
i386: Mask and report unavailable multi-bit feature values
i386: Initialize AMX CPUID leaves with corresponding env->features[]
leaves
i386: Add new CPU model SapphireRapids
target/i386/cpu-internal.h | 11 ++
target/i386/cpu.c | 311 +++++++++++++++++++++++++++++++++++--
target/i386/cpu.h | 16 ++
3 files changed, 322 insertions(+), 16 deletions(-)
--
2.34.1
next reply other threads:[~2022-11-02 8:54 UTC|newest]
Thread overview: 9+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-11-02 8:52 Wang, Lei [this message]
2022-11-02 8:52 ` [PATCH v2 1/6] i386: Introduce FeatureWordInfo for AMX CPUID leaf 0x1D and 0x1E Wang, Lei
2022-11-02 8:52 ` [PATCH v2 2/6] i386: Remove unused parameter "uint32_t bit" in feature_word_description() Wang, Lei
2022-11-02 8:52 ` [PATCH v2 3/6] i386: Introduce new struct "MultiBitFeatureInfo" for multi-bit features Wang, Lei
2022-11-02 8:52 ` [PATCH v2 4/6] i386: Mask and report unavailable multi-bit feature values Wang, Lei
2022-11-02 8:52 ` [PATCH v2 5/6] i386: Initialize AMX CPUID leaves with corresponding env->features[] leaves Wang, Lei
2022-11-02 8:52 ` [PATCH v2 6/6] i386: Add new CPU model SapphireRapids Wang, Lei
2022-12-19 5:52 ` [PATCH v2 0/6] Support for " Wang, Lei
2022-11-02 8:54 Wang, Lei
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=20221102085256.81139-1-lei4.wang@intel.com \
--to=lei4.wang@intel.com \
--cc=berrange@redhat.com \
--cc=dgilbert@redhat.com \
--cc=pbonzini@redhat.com \
--cc=qemu-devel@nongnu.org \
--cc=xiaoyao.li@intel.com \
--cc=yang.zhong@linux.intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).