From: Jean-Christophe DUBOIS <jcd@tribudubois.net>
To: Peter Maydell <peter.maydell@linaro.org>
Cc: QEMU Developers <qemu-devel@nongnu.org>,
Peter Crosthwaite <crosthwaite.peter@gmail.com>
Subject: Re: [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation.
Date: Thu, 18 Feb 2016 21:51:38 +0100 [thread overview]
Message-ID: <56C62EDA.3010307@tribudubois.net> (raw)
In-Reply-To: <CAFEAcA8p4comWmJyh2C2Wwbb6BCiQmo0VQweeYgvY+DURQ8g4g@mail.gmail.com>
[-- Attachment #1: Type: text/plain, Size: 1553 bytes --]
Le 16/02/2016 22:57, Peter Maydell a écrit :
> On 16 February 2016 at 21:47, Jean-Christophe DUBOIS
> <jcd@tribudubois.net> wrote:
>> In QEMU, other Cortex A9 (Versatilepb.c, Exynos, Zynq ...) are also setting
>> has_el3 to false ...
> So these generally are the "legacy" platforms which were
> added before we ever had EL3 support in QEMU. For them it's hard
> to turn the EL3 support on for the board even if in theory
> it ought to be on, because we don't know what users are
> running on it that we might break. With a new to QEMU board
> we have an opportunity to get it right from the start.
OK, so is the "highbank" the only Qemu Cortex A9 board supporting el3 yet?
>
> -kernel I would expect to work, though, at least if the
> only issue is the interrupt controller setup. It seems
> worth investigating why it goes wrong.
Well, I can boot uniprocessor (-smp 1) without trouble but if I turn
logs on (guest_errors,unimp) I am getting a lot of
* gic_dist_writeb: Bad offset 38x (a few at startup)
* Ignoring attempt to switch CPSR_A flag from non-secure world with
SCR.AW bit clear (a lot)
* Ignoring attempt to switch CPSR_F flag from non-secure world with
SCR.FW bit clear (a few)
I am not sure if this is a problem. Do you have some opinion on this?
When I turn SMP (-smp 2 or more), I am unable to complete the boot. As
soon as my secondary cpu is started QEMU will continue to boot "very
slowly" but doesn't get to the linux user prompt overnight.
JC
>
> thanks
> -- PMM
>
[-- Attachment #2: Type: text/html, Size: 2629 bytes --]
next prev parent reply other threads:[~2016-02-18 20:51 UTC|newest]
Thread overview: 47+ messages / expand[flat|nested] mbox.gz Atom feed top
2016-02-08 22:08 [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe Dubois
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 1/9] i.MX: Allow GPT timer to rollover Jean-Christophe Dubois
2016-02-16 15:19 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 2/9] i.MX: Rename CCM NOCLK to CLK_NONE for naming consistency Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 3/9] i.MX: Remove CCM useless clock computation handling Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 4/9] i.MX: Add the CLK_IPG_HIGH clock Jean-Christophe Dubois
2016-02-16 15:20 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 5/9] i.MX: Add i.MX6 CCM and ANALOG device Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-29 17:33 ` Peter Maydell
2016-02-29 20:15 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 6/9] i.MX: Add i.MX6 System Reset Controller device Jean-Christophe Dubois
2016-02-16 15:35 ` Peter Maydell
2016-02-27 16:57 ` Jean-Christophe DUBOIS
2016-02-27 17:43 ` Peter Maydell
2016-02-28 12:00 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 7/9] i.MX: Add i.MX6 SOC implementation Jean-Christophe Dubois
2016-02-16 15:31 ` Peter Maydell
2016-02-16 20:49 ` Jean-Christophe DUBOIS
2016-02-16 21:06 ` Peter Maydell
2016-02-16 21:47 ` Jean-Christophe DUBOIS
2016-02-16 21:57 ` Peter Maydell
2016-02-18 20:51 ` Jean-Christophe DUBOIS [this message]
2016-02-18 21:46 ` Peter Maydell
2016-02-19 6:32 ` Jean-Christophe DUBOIS
2016-02-19 9:32 ` Peter Maydell
2016-02-19 21:06 ` Jean-Christophe DUBOIS
2016-02-20 10:55 ` Jean-Christophe DUBOIS
2016-02-20 15:30 ` Peter Crosthwaite
2016-02-20 18:03 ` Jean-Christophe DUBOIS
2016-02-21 3:42 ` Peter Crosthwaite
2016-02-21 13:42 ` Jean-Christophe DUBOIS
2016-02-29 17:58 ` Peter Maydell
2016-02-29 20:34 ` Jean-Christophe DUBOIS
2016-02-29 21:14 ` Peter Maydell
2016-02-29 21:32 ` Jean-Christophe DUBOIS
2016-03-01 16:19 ` Peter Maydell
2016-03-01 19:17 ` Jean-Christophe DUBOIS
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 8/9] i.MX: Add sabrelite i.MX6 emulation Jean-Christophe Dubois
2016-02-16 15:25 ` Peter Maydell
2016-02-08 22:08 ` [Qemu-devel] [PATCH v2 9/9] i.MX: Add missing descriptions in devices Jean-Christophe Dubois
2016-02-16 15:21 ` Peter Maydell
2016-02-28 20:27 ` [Qemu-devel] [PATCH v2 0/9] Add i.MX6 (Single/Dual/Quad) support Jean-Christophe DUBOIS
2016-03-01 19:18 ` Jean-Christophe DUBOIS
2016-03-01 19:27 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=56C62EDA.3010307@tribudubois.net \
--to=jcd@tribudubois.net \
--cc=crosthwaite.peter@gmail.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).