From: Alistair Francis <alistair23@gmail.com>
To: Alexandre Iooss <erdnaxe@crans.org>
Cc: "Peter Maydell" <peter.maydell@linaro.org>,
"open list : STM32VLDISCOVERY" <qemu-arm@nongnu.org>,
"open list : All patches CC here" <qemu-devel@nongnu.org>,
"Philippe Mathieu-Daudé" <f4bug@amsat.org>
Subject: Re: [PATCH v3 4/4] tests/boot-serial-test: Add STM32VLDISCOVERY board testcase
Date: Fri, 18 Jun 2021 11:32:38 +1000 [thread overview]
Message-ID: <CAKmqyKMUNEahkv_x9GFaq5sb-K43vXiweWBqHNf6yVR6Buh-tg@mail.gmail.com> (raw)
In-Reply-To: <20210617165647.2575955-5-erdnaxe@crans.org>
On Fri, Jun 18, 2021 at 2:56 AM Alexandre Iooss <erdnaxe@crans.org> wrote:
>
> New mini-kernel test for STM32VLDISCOVERY USART1.
>
> Signed-off-by: Alexandre Iooss <erdnaxe@crans.org>
Acked-by: Alistair Francis <alistair.francis@wdc.com>
Alistair
> ---
> tests/qtest/boot-serial-test.c | 37 ++++++++++++++++++++++++++++++++++
> 1 file changed, 37 insertions(+)
>
> diff --git a/tests/qtest/boot-serial-test.c b/tests/qtest/boot-serial-test.c
> index d40adddafa..96849cec91 100644
> --- a/tests/qtest/boot-serial-test.c
> +++ b/tests/qtest/boot-serial-test.c
> @@ -94,6 +94,41 @@ static const uint8_t kernel_nrf51[] = {
> 0x1c, 0x25, 0x00, 0x40 /* 0x4000251c = UART TXD */
> };
>
> +static const uint8_t kernel_stm32vldiscovery[] = {
> + 0x00, 0x00, 0x00, 0x00, /* Stack top address */
> + 0x1d, 0x00, 0x00, 0x00, /* Reset handler address */
> + 0x00, 0x00, 0x00, 0x00, /* NMI */
> + 0x00, 0x00, 0x00, 0x00, /* Hard fault */
> + 0x00, 0x00, 0x00, 0x00, /* Memory management fault */
> + 0x00, 0x00, 0x00, 0x00, /* Bus fault */
> + 0x00, 0x00, 0x00, 0x00, /* Usage fault */
> + 0x0b, 0x4b, /* ldr r3, [pc, #44] Get RCC */
> + 0x44, 0xf2, 0x04, 0x02, /* movw r2, #16388 */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0x0a, 0x4b, /* ldr r3, [pc, #40] Get GPIOA */
> + 0x1a, 0x68, /* ldr r2, [r3] */
> + 0x22, 0xf0, 0xf0, 0x02, /* bic r2, r2, #240 */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0x1a, 0x68, /* ldr r2, [r3] */
> + 0x42, 0xf0, 0xb0, 0x02, /* orr r2, r2, #176 */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0x07, 0x4b, /* ldr r3, [pc, #26] Get BAUD */
> + 0x45, 0x22, /* movs r2, #69 */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0x06, 0x4b, /* ldr r3, [pc, #24] Get ENABLE */
> + 0x42, 0xf2, 0x08, 0x02, /* movw r2, #8200 */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0x05, 0x4b, /* ldr r3, [pc, #20] Get TXD */
> + 0x54, 0x22, /* movs r2, 'T' */
> + 0x1a, 0x60, /* str r2, [r3] */
> + 0xfe, 0xe7, /* b . */
> + 0x18, 0x10, 0x02, 0x40, /* 0x40021018 = RCC */
> + 0x04, 0x08, 0x01, 0x40, /* 0x40010804 = GPIOA */
> + 0x08, 0x38, 0x01, 0x40, /* 0x40013808 = USART1 BAUD */
> + 0x0c, 0x38, 0x01, 0x40, /* 0x4001380c = USART1 ENABLE */
> + 0x04, 0x38, 0x01, 0x40 /* 0x40013804 = USART1 TXD */
> +};
> +
> typedef struct testdef {
> const char *arch; /* Target architecture */
> const char *machine; /* Name of the machine */
> @@ -144,6 +179,8 @@ static testdef_t tests[] = {
> { "aarch64", "virt", "-cpu max", "TT", sizeof(kernel_aarch64),
> kernel_aarch64 },
> { "arm", "microbit", "", "T", sizeof(kernel_nrf51), kernel_nrf51 },
> + { "arm", "stm32vldiscovery", "", "T",
> + sizeof(kernel_stm32vldiscovery), kernel_stm32vldiscovery },
>
> { NULL }
> };
> --
> 2.25.1
>
next prev parent reply other threads:[~2021-06-18 1:34 UTC|newest]
Thread overview: 12+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-06-17 16:56 [PATCH v3 0/4] STM32VLDISCOVERY Machine Model Alexandre Iooss
2021-06-17 16:56 ` [PATCH v3 1/4] stm32f100: Add the stm32f100 SoC Alexandre Iooss
2021-06-18 1:27 ` Alistair Francis
2021-06-17 16:56 ` [PATCH v3 2/4] stm32vldiscovery: Add the STM32VLDISCOVERY Machine Alexandre Iooss
2021-06-18 1:28 ` Alistair Francis
2021-06-17 16:56 ` [PATCH v3 3/4] docs/system: arm: Add stm32 boards description Alexandre Iooss
2021-06-18 1:28 ` Alistair Francis
2021-06-17 16:56 ` [PATCH v3 4/4] tests/boot-serial-test: Add STM32VLDISCOVERY board testcase Alexandre Iooss
2021-06-17 19:51 ` Thomas Huth
2021-06-18 1:32 ` Alistair Francis [this message]
2021-06-19 15:53 ` [PATCH v3 0/4] STM32VLDISCOVERY Machine Model Philippe Mathieu-Daudé
2021-07-05 13:00 ` Peter Maydell
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=CAKmqyKMUNEahkv_x9GFaq5sb-K43vXiweWBqHNf6yVR6Buh-tg@mail.gmail.com \
--to=alistair23@gmail.com \
--cc=erdnaxe@crans.org \
--cc=f4bug@amsat.org \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).