From mboxrd@z Thu Jan 1 00:00:00 1970 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-13.6 required=3.0 tests=BAYES_00,DKIM_INVALID, DKIM_SIGNED,HEADER_FROM_DIFFERENT_DOMAINS,INCLUDES_CR_TRAILER,INCLUDES_PATCH, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 93068C433B4 for ; Fri, 7 May 2021 03:03:31 +0000 (UTC) Received: from lists.gnu.org (lists.gnu.org [209.51.188.17]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPS id D716E610C8 for ; Fri, 7 May 2021 03:03:30 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 mail.kernel.org D716E610C8 Authentication-Results: mail.kernel.org; dmarc=none (p=none dis=none) header.from=gibson.dropbear.id.au Authentication-Results: mail.kernel.org; spf=pass smtp.mailfrom=qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Received: from localhost ([::1]:51024 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1leqm1-0001Qq-Vs for qemu-devel@archiver.kernel.org; Thu, 06 May 2021 23:03:30 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:44626) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1leqjX-0007xK-FA; Thu, 06 May 2021 23:00:55 -0400 Received: from bilbo.ozlabs.org ([2401:3900:2:1::2]:41825 helo=ozlabs.org) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1leqjP-0004rW-6s; Thu, 06 May 2021 23:00:54 -0400 Received: by ozlabs.org (Postfix, from userid 1007) id 4FbwDm42CSz9sXV; Fri, 7 May 2021 13:00:40 +1000 (AEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=gibson.dropbear.id.au; s=201602; t=1620356440; bh=egyQdAkMhMV3pmHUXdYNaGiW/S5XfMbiiR2MwSTGrt4=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=dz4yBRkyjYV3zibdsysKcgrbWf6SzJ19fHJfGrg0Uei7LvZty0It7rzpgpt8j9+uq lfqtp3AFZtPlSjHmNkRTUW1LZzftSLu53z+QdeT8vZi3yd6Hvt6JCWMCbFrlYyeT1j obhMHEY5JHLLsosAEdyA1Oub8TXkXCuOc+WLAkW4= Date: Fri, 7 May 2021 12:58:41 +1000 From: David Gibson To: "Bruno Larsen (billionai)" Subject: Re: [PATCH v5 3/4] target/ppc: turned SPR R/W callbacks not static Message-ID: References: <20210505155310.62710-1-bruno.larsen@eldorado.org.br> <20210505155310.62710-4-bruno.larsen@eldorado.org.br> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="KIMg6dW9f5dAzZHP" Content-Disposition: inline In-Reply-To: <20210505155310.62710-4-bruno.larsen@eldorado.org.br> Received-SPF: pass client-ip=2401:3900:2:1::2; envelope-from=dgibson@ozlabs.org; helo=ozlabs.org X-Spam_score_int: -17 X-Spam_score: -1.8 X-Spam_bar: - X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, HEADER_FROM_DIFFERENT_DOMAINS=0.248, SPF_HELO_PASS=-0.001, SPF_PASS=-0.001 autolearn=no autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: farosas@linux.ibm.com, richard.henderson@linaro.org, qemu-devel@nongnu.org, lucas.araujo@eldorado.org.br, fernando.valle@eldorado.org.br, qemu-ppc@nongnu.org, matheus.ferst@eldorado.org.br, luis.pires@eldorado.org.br Errors-To: qemu-devel-bounces+qemu-devel=archiver.kernel.org@nongnu.org Sender: "Qemu-devel" --KIMg6dW9f5dAzZHP Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Wed, May 05, 2021 at 12:53:09PM -0300, Bruno Larsen (billionai) wrote: > To be able to compile translate_init.c.inc as a standalone file, > we have to make the callbacks accessible outside of translate.c; > This patch does exactly that >=20 > Signed-off-by: Bruno Larsen (billionai) > This no longer seems to apply clean after I applied your updated version of patch 2/4. > --- > target/ppc/spr_tcg.h | 134 ++++++++++++++++++++++++++ > target/ppc/translate.c | 210 ++++++++++++++++++++--------------------- > 2 files changed, 237 insertions(+), 107 deletions(-) > create mode 100644 target/ppc/spr_tcg.h >=20 > diff --git a/target/ppc/spr_tcg.h b/target/ppc/spr_tcg.h > new file mode 100644 > index 0000000000..1d2890dea0 > --- /dev/null > +++ b/target/ppc/spr_tcg.h > @@ -0,0 +1,134 @@ > +/* > + * PowerPC emulation for qemu: read/write callbacks for SPRs > + * > + * Copyright (C) 2021 Instituto de Pesquisas Eldorado > + * > + * This library is free software; you can redistribute it and/or > + * modify it under the terms of the GNU Lesser General Public > + * License as published by the Free Software Foundation; either > + * version 2.1 of the License, or (at your option) any later version. > + * > + * This library is distributed in the hope that it will be useful, > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU > + * Lesser General Public License for more details. > + * > + * You should have received a copy of the GNU Lesser General Public > + * License along with this library; if not, see . > + */ > +#ifndef SPR_TCG_H > +#define SPR_TCG_H > + > +/* prototypes for readers and writers for SPRs */ > +void spr_noaccess(DisasContext *ctx, int gprn, int sprn); > +void spr_read_generic(DisasContext *ctx, int gprn, int sprn); > +void spr_write_generic(DisasContext *ctx, int sprn, int gprn); > +void spr_read_xer(DisasContext *ctx, int gprn, int sprn); > +void spr_write_xer(DisasContext *ctx, int sprn, int gprn); > +void spr_read_lr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_lr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_ctr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_ctr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_ureg(DisasContext *ctx, int gprn, int sprn); > +void spr_read_tbl(DisasContext *ctx, int gprn, int sprn); > +void spr_read_tbu(DisasContext *ctx, int gprn, int sprn); > +void spr_read_atbl(DisasContext *ctx, int gprn, int sprn); > +void spr_read_atbu(DisasContext *ctx, int gprn, int sprn); > +void spr_read_601_rtcl(DisasContext *ctx, int gprn, int sprn); > +void spr_read_601_rtcu(DisasContext *ctx, int gprn, int sprn); > +void spr_read_spefscr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_spefscr(DisasContext *ctx, int sprn, int gprn); > + > +#ifndef CONFIG_USER_ONLY > +void spr_write_generic32(DisasContext *ctx, int sprn, int gprn); > +void spr_write_clear(DisasContext *ctx, int sprn, int gprn); > +void spr_access_nop(DisasContext *ctx, int sprn, int gprn); > +void spr_read_decr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_decr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_tbl(DisasContext *ctx, int sprn, int gprn); > +void spr_write_tbu(DisasContext *ctx, int sprn, int gprn); > +void spr_write_atbl(DisasContext *ctx, int sprn, int gprn); > +void spr_write_atbu(DisasContext *ctx, int sprn, int gprn); > +void spr_read_ibat(DisasContext *ctx, int gprn, int sprn); > +void spr_read_ibat_h(DisasContext *ctx, int gprn, int sprn); > +void spr_write_ibatu(DisasContext *ctx, int sprn, int gprn); > +void spr_write_ibatu_h(DisasContext *ctx, int sprn, int gprn); > +void spr_write_ibatl(DisasContext *ctx, int sprn, int gprn); > +void spr_write_ibatl_h(DisasContext *ctx, int sprn, int gprn); > +void spr_read_dbat(DisasContext *ctx, int gprn, int sprn); > +void spr_read_dbat_h(DisasContext *ctx, int gprn, int sprn); > +void spr_write_dbatu(DisasContext *ctx, int sprn, int gprn); > +void spr_write_dbatu_h(DisasContext *ctx, int sprn, int gprn); > +void spr_write_dbatl(DisasContext *ctx, int sprn, int gprn); > +void spr_write_dbatl_h(DisasContext *ctx, int sprn, int gprn); > +void spr_write_sdr1(DisasContext *ctx, int sprn, int gprn); > +void spr_write_601_rtcu(DisasContext *ctx, int sprn, int gprn); > +void spr_write_601_rtcl(DisasContext *ctx, int sprn, int gprn); > +void spr_write_hid0_601(DisasContext *ctx, int sprn, int gprn); > +void spr_read_601_ubat(DisasContext *ctx, int gprn, int sprn); > +void spr_write_601_ubatu(DisasContext *ctx, int sprn, int gprn); > +void spr_write_601_ubatl(DisasContext *ctx, int sprn, int gprn); > +void spr_read_40x_pit(DisasContext *ctx, int gprn, int sprn); > +void spr_write_40x_pit(DisasContext *ctx, int sprn, int gprn); > +void spr_write_40x_dbcr0(DisasContext *ctx, int sprn, int gprn); > +void spr_write_40x_sler(DisasContext *ctx, int sprn, int gprn); > +void spr_write_booke_tcr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_booke_tsr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_403_pbr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_403_pbr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_pir(DisasContext *ctx, int sprn, int gprn); > +void spr_write_excp_prefix(DisasContext *ctx, int sprn, int gprn); > +void spr_write_excp_vector(DisasContext *ctx, int sprn, int gprn); > +void spr_read_thrm(DisasContext *ctx, int gprn, int sprn); > +void spr_write_e500_l1csr0(DisasContext *ctx, int sprn, int gprn); > +void spr_write_e500_l1csr1(DisasContext *ctx, int sprn, int gprn); > +void spr_write_e500_l2csr0(DisasContext *ctx, int sprn, int gprn); > +void spr_write_booke206_mmucsr0(DisasContext *ctx, int sprn, int gprn); > +void spr_write_booke_pid(DisasContext *ctx, int sprn, int gprn); > +void spr_write_eplc(DisasContext *ctx, int sprn, int gprn); > +void spr_write_epsc(DisasContext *ctx, int sprn, int gprn); > +void spr_write_mas73(DisasContext *ctx, int sprn, int gprn); > +void spr_read_mas73(DisasContext *ctx, int gprn, int sprn); > +#ifdef TARGET_PPC64 > +void spr_read_cfar(DisasContext *ctx, int gprn, int sprn); > +void spr_write_cfar(DisasContext *ctx, int sprn, int gprn); > +void spr_write_ureg(DisasContext *ctx, int sprn, int gprn); > +void spr_read_purr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_purr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_hdecr(DisasContext *ctx, int gprn, int sprn); > +void spr_write_hdecr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_vtb(DisasContext *ctx, int gprn, int sprn); > +void spr_write_vtb(DisasContext *ctx, int sprn, int gprn); > +void spr_write_tbu40(DisasContext *ctx, int sprn, int gprn); > +void spr_write_pidr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_lpidr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_hior(DisasContext *ctx, int gprn, int sprn); > +void spr_write_hior(DisasContext *ctx, int sprn, int gprn); > +void spr_write_ptcr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_pcr(DisasContext *ctx, int sprn, int gprn); > +void spr_read_dpdes(DisasContext *ctx, int gprn, int sprn); > +void spr_write_dpdes(DisasContext *ctx, int sprn, int gprn); > +void spr_write_amr(DisasContext *ctx, int sprn, int gprn); > +void spr_write_uamor(DisasContext *ctx, int sprn, int gprn); > +void spr_write_iamr(DisasContext *ctx, int sprn, int gprn); > +#endif > +#endif > + > +#ifdef TARGET_PPC64 > +void spr_read_prev_upper32(DisasContext *ctx, int gprn, int sprn); > +void spr_write_prev_upper32(DisasContext *ctx, int sprn, int gprn); > +void spr_read_tar(DisasContext *ctx, int gprn, int sprn); > +void spr_write_tar(DisasContext *ctx, int sprn, int gprn); > +void spr_read_tm(DisasContext *ctx, int gprn, int sprn); > +void spr_write_tm(DisasContext *ctx, int sprn, int gprn); > +void spr_read_tm_upper32(DisasContext *ctx, int gprn, int sprn); > +void spr_write_tm_upper32(DisasContext *ctx, int sprn, int gprn); > +void spr_read_ebb(DisasContext *ctx, int gprn, int sprn); > +void spr_write_ebb(DisasContext *ctx, int sprn, int gprn); > +void spr_read_ebb_upper32(DisasContext *ctx, int gprn, int sprn); > +void spr_write_ebb_upper32(DisasContext *ctx, int sprn, int gprn); > +void spr_write_hmer(DisasContext *ctx, int sprn, int gprn); > +void spr_write_lpcr(DisasContext *ctx, int sprn, int gprn); > +#endif > + > +#endif > diff --git a/target/ppc/translate.c b/target/ppc/translate.c > index 3d7454a125..8feececba0 100644 > --- a/target/ppc/translate.c > +++ b/target/ppc/translate.c > @@ -36,6 +36,7 @@ > #include "exec/translator.h" > #include "exec/log.h" > #include "qemu/atomic128.h" > +#include "spr_tcg.h" > =20 > =20 > #define CPU_SINGLE_STEP 0x1 > @@ -372,7 +373,7 @@ static inline void gen_sync_exception(DisasContext *c= tx) > /***********************************************************************= ******/ > /* SPR READ/RITE CALLBACKS */ > =20 > -static void spr_noaccess(DisasContext *ctx, int gprn, int sprn) > +void spr_noaccess(DisasContext *ctx, int gprn, int sprn) > { > #if 0 > sprn =3D ((sprn >> 5) & 0x1F) | ((sprn & 0x1F) << 5); > @@ -396,7 +397,7 @@ static void spr_load_dump_spr(int sprn) > #endif > } > =20 > -static void spr_read_generic(DisasContext *ctx, int gprn, int sprn) > +void spr_read_generic(DisasContext *ctx, int gprn, int sprn) > { > gen_load_spr(cpu_gpr[gprn], sprn); > spr_load_dump_spr(sprn); > @@ -411,14 +412,14 @@ static void spr_store_dump_spr(int sprn) > #endif > } > =20 > -static void spr_write_generic(DisasContext *ctx, int sprn, int gprn) > +void spr_write_generic(DisasContext *ctx, int sprn, int gprn) > { > gen_store_spr(sprn, cpu_gpr[gprn]); > spr_store_dump_spr(sprn); > } > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_generic32(DisasContext *ctx, int sprn, int gprn) > +void spr_write_generic32(DisasContext *ctx, int sprn, int gprn) > { > #ifdef TARGET_PPC64 > TCGv t0 =3D tcg_temp_new(); > @@ -431,7 +432,7 @@ static void spr_write_generic32(DisasContext *ctx, in= t sprn, int gprn) > #endif > } > =20 > -static void spr_write_clear(DisasContext *ctx, int sprn, int gprn) > +void spr_write_clear(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > TCGv t1 =3D tcg_temp_new(); > @@ -443,7 +444,7 @@ static void spr_write_clear(DisasContext *ctx, int sp= rn, int gprn) > tcg_temp_free(t1); > } > =20 > -static void spr_access_nop(DisasContext *ctx, int sprn, int gprn) > +void spr_access_nop(DisasContext *ctx, int sprn, int gprn) > { > } > =20 > @@ -451,7 +452,7 @@ static void spr_access_nop(DisasContext *ctx, int spr= n, int gprn) > =20 > /* SPR common to all PowerPC */ > /* XER */ > -static void spr_read_xer(DisasContext *ctx, int gprn, int sprn) > +void spr_read_xer(DisasContext *ctx, int gprn, int sprn) > { > TCGv dst =3D cpu_gpr[gprn]; > TCGv t0 =3D tcg_temp_new(); > @@ -475,7 +476,7 @@ static void spr_read_xer(DisasContext *ctx, int gprn,= int sprn) > tcg_temp_free(t2); > } > =20 > -static void spr_write_xer(DisasContext *ctx, int sprn, int gprn) > +void spr_write_xer(DisasContext *ctx, int sprn, int gprn) > { > TCGv src =3D cpu_gpr[gprn]; > /* Write all flags, while reading back check for isa300 */ > @@ -491,36 +492,36 @@ static void spr_write_xer(DisasContext *ctx, int sp= rn, int gprn) > } > =20 > /* LR */ > -static void spr_read_lr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_lr(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_mov_tl(cpu_gpr[gprn], cpu_lr); > } > =20 > -static void spr_write_lr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_lr(DisasContext *ctx, int sprn, int gprn) > { > tcg_gen_mov_tl(cpu_lr, cpu_gpr[gprn]); > } > =20 > /* CFAR */ > #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) > -static void spr_read_cfar(DisasContext *ctx, int gprn, int sprn) > +void spr_read_cfar(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_mov_tl(cpu_gpr[gprn], cpu_cfar); > } > =20 > -static void spr_write_cfar(DisasContext *ctx, int sprn, int gprn) > +void spr_write_cfar(DisasContext *ctx, int sprn, int gprn) > { > tcg_gen_mov_tl(cpu_cfar, cpu_gpr[gprn]); > } > #endif /* defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) */ > =20 > /* CTR */ > -static void spr_read_ctr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ctr(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_mov_tl(cpu_gpr[gprn], cpu_ctr); > } > =20 > -static void spr_write_ctr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ctr(DisasContext *ctx, int sprn, int gprn) > { > tcg_gen_mov_tl(cpu_ctr, cpu_gpr[gprn]); > } > @@ -531,13 +532,13 @@ static void spr_write_ctr(DisasContext *ctx, int sp= rn, int gprn) > /* UPMCx */ > /* USIA */ > /* UDECR */ > -static void spr_read_ureg(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ureg(DisasContext *ctx, int gprn, int sprn) > { > gen_load_spr(cpu_gpr[gprn], sprn + 0x10); > } > =20 > #if defined(TARGET_PPC64) && !defined(CONFIG_USER_ONLY) > -static void spr_write_ureg(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ureg(DisasContext *ctx, int sprn, int gprn) > { > gen_store_spr(sprn + 0x10, cpu_gpr[gprn]); > } > @@ -546,7 +547,7 @@ static void spr_write_ureg(DisasContext *ctx, int spr= n, int gprn) > /* SPR common to all non-embedded PowerPC */ > /* DECR */ > #if !defined(CONFIG_USER_ONLY) > -static void spr_read_decr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_decr(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -557,7 +558,7 @@ static void spr_read_decr(DisasContext *ctx, int gprn= , int sprn) > } > } > =20 > -static void spr_write_decr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_decr(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -571,7 +572,7 @@ static void spr_write_decr(DisasContext *ctx, int spr= n, int gprn) > =20 > /* SPR common to all non-embedded PowerPC, except 601 */ > /* Time base */ > -static void spr_read_tbl(DisasContext *ctx, int gprn, int sprn) > +void spr_read_tbl(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -583,7 +584,7 @@ static void spr_read_tbl(DisasContext *ctx, int gprn,= int sprn) > } > } > =20 > -static void spr_read_tbu(DisasContext *ctx, int gprn, int sprn) > +void spr_read_tbu(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -595,20 +596,18 @@ static void spr_read_tbu(DisasContext *ctx, int gpr= n, int sprn) > } > } > =20 > -ATTRIBUTE_UNUSED > -static void spr_read_atbl(DisasContext *ctx, int gprn, int sprn) > +void spr_read_atbl(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_load_atbl(cpu_gpr[gprn], cpu_env); > } > =20 > -ATTRIBUTE_UNUSED > -static void spr_read_atbu(DisasContext *ctx, int gprn, int sprn) > +void spr_read_atbu(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_load_atbu(cpu_gpr[gprn], cpu_env); > } > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_tbl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tbl(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -620,7 +619,7 @@ static void spr_write_tbl(DisasContext *ctx, int sprn= , int gprn) > } > } > =20 > -static void spr_write_tbu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tbu(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -632,21 +631,18 @@ static void spr_write_tbu(DisasContext *ctx, int sp= rn, int gprn) > } > } > =20 > -ATTRIBUTE_UNUSED > -static void spr_write_atbl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_atbl(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_atbl(cpu_env, cpu_gpr[gprn]); > } > =20 > -ATTRIBUTE_UNUSED > -static void spr_write_atbu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_atbu(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_atbu(cpu_env, cpu_gpr[gprn]); > } > =20 > #if defined(TARGET_PPC64) > -ATTRIBUTE_UNUSED > -static void spr_read_purr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_purr(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -657,7 +653,7 @@ static void spr_read_purr(DisasContext *ctx, int gprn= , int sprn) > } > } > =20 > -static void spr_write_purr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_purr(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -669,7 +665,7 @@ static void spr_write_purr(DisasContext *ctx, int spr= n, int gprn) > } > =20 > /* HDECR */ > -static void spr_read_hdecr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_hdecr(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -681,7 +677,7 @@ static void spr_read_hdecr(DisasContext *ctx, int gpr= n, int sprn) > } > } > =20 > -static void spr_write_hdecr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_hdecr(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -693,7 +689,7 @@ static void spr_write_hdecr(DisasContext *ctx, int sp= rn, int gprn) > } > } > =20 > -static void spr_read_vtb(DisasContext *ctx, int gprn, int sprn) > +void spr_read_vtb(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -704,7 +700,7 @@ static void spr_read_vtb(DisasContext *ctx, int gprn,= int sprn) > } > } > =20 > -static void spr_write_vtb(DisasContext *ctx, int sprn, int gprn) > +void spr_write_vtb(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -715,7 +711,7 @@ static void spr_write_vtb(DisasContext *ctx, int sprn= , int gprn) > } > } > =20 > -static void spr_write_tbu40(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tbu40(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -732,42 +728,42 @@ static void spr_write_tbu40(DisasContext *ctx, int = sprn, int gprn) > #if !defined(CONFIG_USER_ONLY) > /* IBAT0U...IBAT0U */ > /* IBAT0L...IBAT7L */ > -static void spr_read_ibat(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ibat(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, > IBAT[sprn & 1][(sprn - SPR_IBAT0U) / 2])); > } > =20 > -static void spr_read_ibat_h(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ibat_h(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, > IBAT[sprn & 1][((sprn - SPR_IBAT4U) / 2) + 4]= )); > } > =20 > -static void spr_write_ibatu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ibatu(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_IBAT0U) / 2); > gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_ibatu_h(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ibatu_h(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(((sprn - SPR_IBAT4U) / 2) + 4); > gen_helper_store_ibatu(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_ibatl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ibatl(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_IBAT0L) / 2); > gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_ibatl_h(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ibatl_h(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(((sprn - SPR_IBAT4L) / 2) + 4); > gen_helper_store_ibatl(cpu_env, t0, cpu_gpr[gprn]); > @@ -776,42 +772,42 @@ static void spr_write_ibatl_h(DisasContext *ctx, in= t sprn, int gprn) > =20 > /* DBAT0U...DBAT7U */ > /* DBAT0L...DBAT7L */ > -static void spr_read_dbat(DisasContext *ctx, int gprn, int sprn) > +void spr_read_dbat(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, > DBAT[sprn & 1][(sprn - SPR_DBAT0U) / 2])); > } > =20 > -static void spr_read_dbat_h(DisasContext *ctx, int gprn, int sprn) > +void spr_read_dbat_h(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, > DBAT[sprn & 1][((sprn - SPR_DBAT4U) / 2) + 4]= )); > } > =20 > -static void spr_write_dbatu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_dbatu(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_DBAT0U) / 2); > gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_dbatu_h(DisasContext *ctx, int sprn, int gprn) > +void spr_write_dbatu_h(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(((sprn - SPR_DBAT4U) / 2) + 4); > gen_helper_store_dbatu(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_dbatl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_dbatl(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_DBAT0L) / 2); > gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_dbatl_h(DisasContext *ctx, int sprn, int gprn) > +void spr_write_dbatl_h(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(((sprn - SPR_DBAT4L) / 2) + 4); > gen_helper_store_dbatl(cpu_env, t0, cpu_gpr[gprn]); > @@ -819,7 +815,7 @@ static void spr_write_dbatl_h(DisasContext *ctx, int = sprn, int gprn) > } > =20 > /* SDR1 */ > -static void spr_write_sdr1(DisasContext *ctx, int sprn, int gprn) > +void spr_write_sdr1(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_sdr1(cpu_env, cpu_gpr[gprn]); > } > @@ -827,45 +823,45 @@ static void spr_write_sdr1(DisasContext *ctx, int s= prn, int gprn) > #if defined(TARGET_PPC64) > /* 64 bits PowerPC specific SPRs */ > /* PIDR */ > -static void spr_write_pidr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_pidr(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_pidr(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_write_lpidr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_lpidr(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_lpidr(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_read_hior(DisasContext *ctx, int gprn, int sprn) > +void spr_read_hior(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, offsetof(CPUPPCState, excp_pre= fix)); > } > =20 > -static void spr_write_hior(DisasContext *ctx, int sprn, int gprn) > +void spr_write_hior(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0x3FFFFF00000ULL); > tcg_gen_st_tl(t0, cpu_env, offsetof(CPUPPCState, excp_prefix)); > tcg_temp_free(t0); > } > -static void spr_write_ptcr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ptcr(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_ptcr(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_write_pcr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_pcr(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_pcr(cpu_env, cpu_gpr[gprn]); > } > =20 > /* DPDES */ > -static void spr_read_dpdes(DisasContext *ctx, int gprn, int sprn) > +void spr_read_dpdes(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_load_dpdes(cpu_gpr[gprn], cpu_env); > } > =20 > -static void spr_write_dpdes(DisasContext *ctx, int sprn, int gprn) > +void spr_write_dpdes(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_dpdes(cpu_env, cpu_gpr[gprn]); > } > @@ -874,28 +870,28 @@ static void spr_write_dpdes(DisasContext *ctx, int = sprn, int gprn) > =20 > /* PowerPC 601 specific registers */ > /* RTC */ > -static void spr_read_601_rtcl(DisasContext *ctx, int gprn, int sprn) > +void spr_read_601_rtcl(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_load_601_rtcl(cpu_gpr[gprn], cpu_env); > } > =20 > -static void spr_read_601_rtcu(DisasContext *ctx, int gprn, int sprn) > +void spr_read_601_rtcu(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_load_601_rtcu(cpu_gpr[gprn], cpu_env); > } > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_601_rtcu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_601_rtcu(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_601_rtcu(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_write_601_rtcl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_601_rtcl(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_601_rtcl(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_write_hid0_601(DisasContext *ctx, int sprn, int gprn) > +void spr_write_hid0_601(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_hid0_601(cpu_env, cpu_gpr[gprn]); > /* Must stop the translation as endianness may have changed */ > @@ -905,21 +901,21 @@ static void spr_write_hid0_601(DisasContext *ctx, i= nt sprn, int gprn) > =20 > /* Unified bats */ > #if !defined(CONFIG_USER_ONLY) > -static void spr_read_601_ubat(DisasContext *ctx, int gprn, int sprn) > +void spr_read_601_ubat(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, > IBAT[sprn & 1][(sprn - SPR_IBAT0U) / 2])); > } > =20 > -static void spr_write_601_ubatu(DisasContext *ctx, int sprn, int gprn) > +void spr_write_601_ubatu(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_IBAT0U) / 2); > gen_helper_store_601_batl(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_601_ubatl(DisasContext *ctx, int sprn, int gprn) > +void spr_write_601_ubatl(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32((sprn - SPR_IBAT0U) / 2); > gen_helper_store_601_batu(cpu_env, t0, cpu_gpr[gprn]); > @@ -929,7 +925,7 @@ static void spr_write_601_ubatl(DisasContext *ctx, in= t sprn, int gprn) > =20 > /* PowerPC 40x specific registers */ > #if !defined(CONFIG_USER_ONLY) > -static void spr_read_40x_pit(DisasContext *ctx, int gprn, int sprn) > +void spr_read_40x_pit(DisasContext *ctx, int gprn, int sprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -940,7 +936,7 @@ static void spr_read_40x_pit(DisasContext *ctx, int g= prn, int sprn) > } > } > =20 > -static void spr_write_40x_pit(DisasContext *ctx, int sprn, int gprn) > +void spr_write_40x_pit(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -951,7 +947,7 @@ static void spr_write_40x_pit(DisasContext *ctx, int = sprn, int gprn) > } > } > =20 > -static void spr_write_40x_dbcr0(DisasContext *ctx, int sprn, int gprn) > +void spr_write_40x_dbcr0(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -965,7 +961,7 @@ static void spr_write_40x_dbcr0(DisasContext *ctx, in= t sprn, int gprn) > } > } > =20 > -static void spr_write_40x_sler(DisasContext *ctx, int sprn, int gprn) > +void spr_write_40x_sler(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -976,7 +972,7 @@ static void spr_write_40x_sler(DisasContext *ctx, int= sprn, int gprn) > } > } > =20 > -static void spr_write_booke_tcr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_booke_tcr(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -987,7 +983,7 @@ static void spr_write_booke_tcr(DisasContext *ctx, in= t sprn, int gprn) > } > } > =20 > -static void spr_write_booke_tsr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_booke_tsr(DisasContext *ctx, int sprn, int gprn) > { > if (tb_cflags(ctx->base.tb) & CF_USE_ICOUNT) { > gen_io_start(); > @@ -1002,20 +998,20 @@ static void spr_write_booke_tsr(DisasContext *ctx,= int sprn, int gprn) > /* PowerPC 403 specific registers */ > /* PBL1 / PBU1 / PBL2 / PBU2 */ > #if !defined(CONFIG_USER_ONLY) > -static void spr_read_403_pbr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_403_pbr(DisasContext *ctx, int gprn, int sprn) > { > tcg_gen_ld_tl(cpu_gpr[gprn], cpu_env, > offsetof(CPUPPCState, pb[sprn - SPR_403_PBL1])); > } > =20 > -static void spr_write_403_pbr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_403_pbr(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(sprn - SPR_403_PBL1); > gen_helper_store_403_pbr(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_pir(DisasContext *ctx, int sprn, int gprn) > +void spr_write_pir(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > tcg_gen_andi_tl(t0, cpu_gpr[gprn], 0xF); > @@ -1025,7 +1021,7 @@ static void spr_write_pir(DisasContext *ctx, int sp= rn, int gprn) > #endif > =20 > /* SPE specific registers */ > -static void spr_read_spefscr(DisasContext *ctx, int gprn, int sprn) > +void spr_read_spefscr(DisasContext *ctx, int gprn, int sprn) > { > TCGv_i32 t0 =3D tcg_temp_new_i32(); > tcg_gen_ld_i32(t0, cpu_env, offsetof(CPUPPCState, spe_fscr)); > @@ -1033,7 +1029,7 @@ static void spr_read_spefscr(DisasContext *ctx, int= gprn, int sprn) > tcg_temp_free_i32(t0); > } > =20 > -static void spr_write_spefscr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_spefscr(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_temp_new_i32(); > tcg_gen_trunc_tl_i32(t0, cpu_gpr[gprn]); > @@ -1043,7 +1039,7 @@ static void spr_write_spefscr(DisasContext *ctx, in= t sprn, int gprn) > =20 > #if !defined(CONFIG_USER_ONLY) > /* Callback used to write the exception vector base */ > -static void spr_write_excp_prefix(DisasContext *ctx, int sprn, int gprn) > +void spr_write_excp_prefix(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > tcg_gen_ld_tl(t0, cpu_env, offsetof(CPUPPCState, ivpr_mask)); > @@ -1053,7 +1049,7 @@ static void spr_write_excp_prefix(DisasContext *ctx= , int sprn, int gprn) > tcg_temp_free(t0); > } > =20 > -static void spr_write_excp_vector(DisasContext *ctx, int sprn, int gprn) > +void spr_write_excp_vector(DisasContext *ctx, int sprn, int gprn) > { > int sprn_offs; > =20 > @@ -1081,7 +1077,7 @@ static void spr_write_excp_vector(DisasContext *ctx= , int sprn, int gprn) > =20 > #ifdef TARGET_PPC64 > #ifndef CONFIG_USER_ONLY > -static void spr_write_amr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_amr(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > TCGv t1 =3D tcg_temp_new(); > @@ -1116,7 +1112,7 @@ static void spr_write_amr(DisasContext *ctx, int sp= rn, int gprn) > tcg_temp_free(t2); > } > =20 > -static void spr_write_uamor(DisasContext *ctx, int sprn, int gprn) > +void spr_write_uamor(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > TCGv t1 =3D tcg_temp_new(); > @@ -1147,7 +1143,7 @@ static void spr_write_uamor(DisasContext *ctx, int = sprn, int gprn) > tcg_temp_free(t2); > } > =20 > -static void spr_write_iamr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_iamr(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > TCGv t1 =3D tcg_temp_new(); > @@ -1181,7 +1177,7 @@ static void spr_write_iamr(DisasContext *ctx, int s= prn, int gprn) > #endif > =20 > #ifndef CONFIG_USER_ONLY > -static void spr_read_thrm(DisasContext *ctx, int gprn, int sprn) > +void spr_read_thrm(DisasContext *ctx, int gprn, int sprn) > { > gen_helper_fixup_thrm(cpu_env); > gen_load_spr(cpu_gpr[gprn], sprn); > @@ -1190,7 +1186,7 @@ static void spr_read_thrm(DisasContext *ctx, int gp= rn, int sprn) > #endif /* !CONFIG_USER_ONLY */ > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_e500_l1csr0(DisasContext *ctx, int sprn, int gprn) > +void spr_write_e500_l1csr0(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > =20 > @@ -1199,7 +1195,7 @@ static void spr_write_e500_l1csr0(DisasContext *ctx= , int sprn, int gprn) > tcg_temp_free(t0); > } > =20 > -static void spr_write_e500_l1csr1(DisasContext *ctx, int sprn, int gprn) > +void spr_write_e500_l1csr1(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > =20 > @@ -1208,7 +1204,7 @@ static void spr_write_e500_l1csr1(DisasContext *ctx= , int sprn, int gprn) > tcg_temp_free(t0); > } > =20 > -static void spr_write_e500_l2csr0(DisasContext *ctx, int sprn, int gprn) > +void spr_write_e500_l2csr0(DisasContext *ctx, int sprn, int gprn) > { > TCGv t0 =3D tcg_temp_new(); > =20 > @@ -1218,22 +1214,22 @@ static void spr_write_e500_l2csr0(DisasContext *c= tx, int sprn, int gprn) > tcg_temp_free(t0); > } > =20 > -static void spr_write_booke206_mmucsr0(DisasContext *ctx, int sprn, int = gprn) > +void spr_write_booke206_mmucsr0(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_booke206_tlbflush(cpu_env, cpu_gpr[gprn]); > } > =20 > -static void spr_write_booke_pid(DisasContext *ctx, int sprn, int gprn) > +void spr_write_booke_pid(DisasContext *ctx, int sprn, int gprn) > { > TCGv_i32 t0 =3D tcg_const_i32(sprn); > gen_helper_booke_setpid(cpu_env, t0, cpu_gpr[gprn]); > tcg_temp_free_i32(t0); > } > -static void spr_write_eplc(DisasContext *ctx, int sprn, int gprn) > +void spr_write_eplc(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_booke_set_eplc(cpu_env, cpu_gpr[gprn]); > } > -static void spr_write_epsc(DisasContext *ctx, int sprn, int gprn) > +void spr_write_epsc(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_booke_set_epsc(cpu_env, cpu_gpr[gprn]); > } > @@ -1241,7 +1237,7 @@ static void spr_write_epsc(DisasContext *ctx, int s= prn, int gprn) > #endif > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_mas73(DisasContext *ctx, int sprn, int gprn) > +void spr_write_mas73(DisasContext *ctx, int sprn, int gprn) > { > TCGv val =3D tcg_temp_new(); > tcg_gen_ext32u_tl(val, cpu_gpr[gprn]); > @@ -1251,7 +1247,7 @@ static void spr_write_mas73(DisasContext *ctx, int = sprn, int gprn) > tcg_temp_free(val); > } > =20 > -static void spr_read_mas73(DisasContext *ctx, int gprn, int sprn) > +void spr_read_mas73(DisasContext *ctx, int gprn, int sprn) > { > TCGv mas7 =3D tcg_temp_new(); > TCGv mas3 =3D tcg_temp_new(); > @@ -1294,7 +1290,7 @@ static void gen_msr_facility_check(DisasContext *ct= x, int facility_sprn, > tcg_temp_free_i32(t1); > } > =20 > -static void spr_read_prev_upper32(DisasContext *ctx, int gprn, int sprn) > +void spr_read_prev_upper32(DisasContext *ctx, int gprn, int sprn) > { > TCGv spr_up =3D tcg_temp_new(); > TCGv spr =3D tcg_temp_new(); > @@ -1307,7 +1303,7 @@ static void spr_read_prev_upper32(DisasContext *ctx= , int gprn, int sprn) > tcg_temp_free(spr_up); > } > =20 > -static void spr_write_prev_upper32(DisasContext *ctx, int sprn, int gprn) > +void spr_write_prev_upper32(DisasContext *ctx, int sprn, int gprn) > { > TCGv spr =3D tcg_temp_new(); > =20 > @@ -1319,7 +1315,7 @@ static void spr_write_prev_upper32(DisasContext *ct= x, int sprn, int gprn) > } > =20 > #if !defined(CONFIG_USER_ONLY) > -static void spr_write_hmer(DisasContext *ctx, int sprn, int gprn) > +void spr_write_hmer(DisasContext *ctx, int sprn, int gprn) > { > TCGv hmer =3D tcg_temp_new(); > =20 > @@ -1330,67 +1326,67 @@ static void spr_write_hmer(DisasContext *ctx, int= sprn, int gprn) > tcg_temp_free(hmer); > } > =20 > -static void spr_write_lpcr(DisasContext *ctx, int sprn, int gprn) > +void spr_write_lpcr(DisasContext *ctx, int sprn, int gprn) > { > gen_helper_store_lpcr(cpu_env, cpu_gpr[gprn]); > } > #endif /* !defined(CONFIG_USER_ONLY) */ > =20 > -static void spr_read_tar(DisasContext *ctx, int gprn, int sprn) > +void spr_read_tar(DisasContext *ctx, int gprn, int sprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR); > spr_read_generic(ctx, gprn, sprn); > } > =20 > -static void spr_write_tar(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tar(DisasContext *ctx, int sprn, int gprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_TAR, sprn, FSCR_IC_TAR); > spr_write_generic(ctx, sprn, gprn); > } > =20 > -static void spr_read_tm(DisasContext *ctx, int gprn, int sprn) > +void spr_read_tm(DisasContext *ctx, int gprn, int sprn) > { > gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); > spr_read_generic(ctx, gprn, sprn); > } > =20 > -static void spr_write_tm(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tm(DisasContext *ctx, int sprn, int gprn) > { > gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); > spr_write_generic(ctx, sprn, gprn); > } > =20 > -static void spr_read_tm_upper32(DisasContext *ctx, int gprn, int sprn) > +void spr_read_tm_upper32(DisasContext *ctx, int gprn, int sprn) > { > gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); > spr_read_prev_upper32(ctx, gprn, sprn); > } > =20 > -static void spr_write_tm_upper32(DisasContext *ctx, int sprn, int gprn) > +void spr_write_tm_upper32(DisasContext *ctx, int sprn, int gprn) > { > gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); > spr_write_prev_upper32(ctx, sprn, gprn); > } > =20 > -static void spr_read_ebb(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ebb(DisasContext *ctx, int gprn, int sprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); > spr_read_generic(ctx, gprn, sprn); > } > =20 > -static void spr_write_ebb(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ebb(DisasContext *ctx, int sprn, int gprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); > spr_write_generic(ctx, sprn, gprn); > } > =20 > -static void spr_read_ebb_upper32(DisasContext *ctx, int gprn, int sprn) > +void spr_read_ebb_upper32(DisasContext *ctx, int gprn, int sprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); > spr_read_prev_upper32(ctx, gprn, sprn); > } > =20 > -static void spr_write_ebb_upper32(DisasContext *ctx, int sprn, int gprn) > +void spr_write_ebb_upper32(DisasContext *ctx, int sprn, int gprn) > { > gen_fscr_facility_check(ctx, SPR_FSCR, FSCR_EBB, sprn, FSCR_IC_EBB); > spr_write_prev_upper32(ctx, sprn, gprn); --=20 David Gibson | I'll have my music baroque, and my code david AT gibson.dropbear.id.au | minimalist, thank you. NOT _the_ _other_ | _way_ _around_! http://www.ozlabs.org/~dgibson --KIMg6dW9f5dAzZHP Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAmCUrOEACgkQbDjKyiDZ s5LC4Q//dKyg7j1xJ4LcGAML2x88BKQSEFD/b78J6VJdIqhcBo9nTxIvuuBBh4TU rH3ld/NCLdhX5zee0zwgLgsZRsqCs0aiIHAJQJFCmjQv+ONjaLczDShVXEHw3+CL 3pWL/aCtjVI999yOXX0ebm78X2prTrKK02/7oICHA39aGmGlnhredETYyahAVeYf ofsbjliyF/JFinRJFYYRTBCDDGgc1OvMe5P4xky9lALAYU+c0mFE4B3/1hPHVLcc 0cJqgvvEh4tNf57/c9CjICWnGtQYiIGFMBHEWK75LBhBm8DTuaWBGQ3SifN0StUH AnB86A9CRDAMECaCMF46xVoOF5gQRaRODat0nHokT1qUrCKw8vHECa429/5u6Fs/ Apyw3JZP95+1kGkWQp9SOc6W3XF2rer0UdlAY3uEPoSwJMmkH2JPkNdC6G5thY4M EBeYAAvbMgKpmdOdovosuIRVgoHNcLC4mteHRQvwdqY+yb33zM9JZkHWzNSkkg/s +YdEL+Ws5dajslkjZ/CZeWZjyk9Jofa6rUP0I/24U5lHK9H3XTTaGoV3AxE3owOy 4ggrVFypmiFb2yzeMjhfxkqhoUmik86amIdBqVBeBu7+3trcRjSPN/80DlevACmj vpyRoHMLIZePCGi0rfIcSnD//z6DOxfftIcCJkkrkNZiES1dOs0= =CO6m -----END PGP SIGNATURE----- --KIMg6dW9f5dAzZHP--