From: Jean-Philippe Brucker <jean-philippe@linaro.org>
To: Igor Mammedov <imammedo@redhat.com>
Cc: peter.maydell@linaro.org, Cornelia Huck <cohuck@redhat.com>,
ehabkost@redhat.com, shannon.zhaosl@gmail.com, mst@redhat.com,
richard.henderson@linaro.org, qemu-devel@nongnu.org,
eric.auger@redhat.com, qemu-arm@nongnu.org, ani@anisinha.ca,
pbonzini@redhat.com
Subject: Re: [PATCH v4 01/11] hw/acpi: Add VIOT table
Date: Fri, 8 Oct 2021 16:20:11 +0100 [thread overview]
Message-ID: <YWBhq2T5oqeawJWW@myrica> (raw)
In-Reply-To: <20211006100950.12798a07@redhat.com>
On Wed, Oct 06, 2021 at 10:09:50AM +0200, Igor Mammedov wrote:
> On Fri, 1 Oct 2021 18:33:49 +0100
> Jean-Philippe Brucker <jean-philippe@linaro.org> wrote:
>
> > Add a function that generates a Virtual I/O Translation table (VIOT),
> > describing the topology of paravirtual IOMMUs. The table is created when
> > instantiating a virtio-iommu device. It contains a virtio-iommu node and
>
> perhaps
> s/when instantiating ... ./if a virtio-iommu device present/
>
> > PCI Range nodes for endpoints managed by the IOMMU. By default, a single
> > node describes all PCI devices. When passing the "default_bus_bypass_iommu"
> > machine option and "bypass_iommu" PXB option, only buses that do not
> > bypass the IOMMU are described by PCI Range nodes.
>
>
> modulo comments, patch looks fine to me from ACPI point of view.
>
> but I don't know if values used for describing PCI structures
> make any sense so this might need an ACK from a person who knows
> PCI innards better.
For what it's worth I mainly looked at other similar tables (IORT, DMAR
and IVRS) to figure out what values I should use
[...]
> > +static int build_pci_range_node(Object *obj, void *opaque)
> > +{
> > + struct viot_pci_ranges *pci_ranges = opaque;
> > + GArray *blob = pci_ranges->blob;
> > +
> > + if (object_dynamic_cast(obj, TYPE_PCI_HOST_BRIDGE)) {
> > + PCIBus *bus = PCI_HOST_BRIDGE(obj)->bus;
> > +
> > + if (bus && !pci_bus_bypass_iommu(bus)) {
> > + int min_bus, max_bus;
> > +
> > + pci_bus_range(bus, &min_bus, &max_bus);
> > +
> > + /* Type (PCI range) */
> see [1] below
>
> > + build_append_int_noprefix(blob, 1, 1);
> > + /* Reserved */
> > + build_append_int_noprefix(blob, 0, 1);
> > + /* Length */
> > + build_append_int_noprefix(blob, 24, 2);
>
> spec should be fixed to state length value for fixed length structures
> like it's done in ACPI specs, I who we should poke at to make this happen.
That doesn't seem to be applied rigorously. Several fixed-size structures
don't state their sizes, for example "5.2.25.7 NVDIMM Block Data Window
Region Structure", "5.2.25.9 Platform Capabilities Structure", "5.2.26.1.1
ACPI_NAMESPACE_DEVICE based Secure Device Structure".
>
> zzzz
> > + /* Endpoint start */
> > + build_append_int_noprefix(blob, PCI_BUILD_BDF(min_bus, 0), 4);
> > + /* PCI Segment start */
> > + build_append_int_noprefix(blob, 0, 2);
> > + /* PCI Segment end */
> > + build_append_int_noprefix(blob, 0, 2);
> zzzz
> see comment [2]
>
> > + /* PCI BDF start */
> > + build_append_int_noprefix(blob, PCI_BUILD_BDF(min_bus, 0), 2);
> > + /* PCI BDF end */
> > + build_append_int_noprefix(blob, PCI_BUILD_BDF(max_bus, 0xff), 2);
> > + /* Output node */
> > + build_append_int_noprefix(blob, pci_ranges->output_node, 2);
> > + /* Reserved */
> > + build_append_int_noprefix(blob, 0, 6);
> > +
> > + pci_ranges->count++;
> > + }
> > + }
> > +
> > + return 0;
> > +}
> > +
> > +/*
> > + * Generate a VIOT table with one PCI-based virtio-iommu that manages PCI
> > + * endpoints.
> > + */
>
> this comment needs to state spec name/version, otherwise it's not clear
> what code below is based on (example: build_dmar_q35).
>
> Also since there is no final spec yet and spec doesn't have permanent
> hosting place (i.e. hosted by one of specs org), I'd consider
> link in cover letter 'dead' and not suitable for long term use.
Yes, I'll throw those documents out once the final spec is out
> So we should shovel spec docs/specs and point to it in this comment
I could write "Defined in the ACPI Specification (Version TBD)"
For all I know it could be version 6.5 or 7.0...
>
> > +void build_viot(MachineState *ms, GArray *table_data, BIOSLinker *linker,
> > + uint16_t virtio_iommu_bdf, const char *oem_id,
> > + const char *oem_table_id)
> > +{
> > + /* The virtio-iommu node follows the 48-bytes header */
> > + int viommu_off = 48;
> > + AcpiTable table = { .sig = "VIOT", .rev = 0,
> > + .oem_id = oem_id, .oem_table_id = oem_table_id };
> > + struct viot_pci_ranges pci_ranges = {
> > + .output_node = viommu_off,
> > + .blob = g_array_new(false, true /* clear */, 1),
> > + };
> > +
> > + /* Build the list of PCI ranges that this viommu manages */
> > + object_child_foreach_recursive(OBJECT(ms), build_pci_range_node,
> > + &pci_ranges);
> > +
> > + /* ACPI table header */
> > + acpi_table_begin(&table, table_data);
> > + /* Node count */
> > + build_append_int_noprefix(table_data, pci_ranges.count + 1, 2);
> > + /* Node offset */
> > + build_append_int_noprefix(table_data, viommu_off, 2);
> > + /* Reserved */
> > + build_append_int_noprefix(table_data, 0, 8);
> > +
> > + /* Virtio-iommu node */
> > + /* Type (virtio-pci IOMMU) */
>
> (1)
> /* Type */
> > + build_append_int_noprefix(table_data, 3, 1);
> s:3,:3 /* virtio-pci IOMMU */,:
>
> check-patch will spit out warning but that kind comment
> is common practice with ACPI code
>
> > + /* Reserved */
> > + build_append_int_noprefix(table_data, 0, 1);
> > + /* Length */
> > + build_append_int_noprefix(table_data, 16, 2);
> > + /* PCI Segment */
> > + build_append_int_noprefix(table_data, 0, 2);
> (2)
> can we fetch _SEG value from device instead of hard-codding value here?
Looking for "segment" and "domain" I couldn't find any dynamic segment
number, 0 seems to be hardcoded everywhere (hw/acpi/pci.c,
hw/i386/acpi-build.c, hw/arm/virt.c, hw/arm/virt-acpi-build.c).
>
> I might be obvious to PCI folks,
> but it would be better have at least a comment explaining
> where these values come from
I could add that "QEMU only implements segment 0"
Thanks,
Jean
>
> Michael,
> what do you think?
>
> > + /* PCI BDF number */
> > + build_append_int_noprefix(table_data, virtio_iommu_bdf, 2);
> > + /* Reserved */
> > + build_append_int_noprefix(table_data, 0, 8);
> > +
> > + /* PCI ranges found above */
> > + g_array_append_vals(table_data, pci_ranges.blob->data,
> > + pci_ranges.blob->len);
> > + g_array_free(pci_ranges.blob, true);
> > +
> > + acpi_table_end(linker, &table);
> > +}
> > +
> > diff --git a/hw/acpi/Kconfig b/hw/acpi/Kconfig
> > index 3b5e118c54..622b0b50b7 100644
> > --- a/hw/acpi/Kconfig
> > +++ b/hw/acpi/Kconfig
> > @@ -51,6 +51,10 @@ config ACPI_VMGENID
> > default y
> > depends on PC
> >
> > +config ACPI_VIOT
> > + bool
> > + depends on ACPI
> > +
> > config ACPI_HW_REDUCED
> > bool
> > select ACPI
> > diff --git a/hw/acpi/meson.build b/hw/acpi/meson.build
> > index 7d8c0eb43e..adf6347bc4 100644
> > --- a/hw/acpi/meson.build
> > +++ b/hw/acpi/meson.build
> > @@ -20,6 +20,7 @@ acpi_ss.add(when: 'CONFIG_ACPI_APEI', if_true: files('ghes.c'), if_false: files(
> > acpi_ss.add(when: 'CONFIG_ACPI_PIIX4', if_true: files('piix4.c'))
> > acpi_ss.add(when: 'CONFIG_ACPI_PCIHP', if_true: files('pcihp.c'))
> > acpi_ss.add(when: 'CONFIG_ACPI_PCIHP', if_false: files('acpi-pci-hotplug-stub.c'))
> > +acpi_ss.add(when: 'CONFIG_ACPI_VIOT', if_true: files('viot.c'))
> > acpi_ss.add(when: 'CONFIG_ACPI_X86_ICH', if_true: files('ich9.c', 'tco.c'))
> > acpi_ss.add(when: 'CONFIG_IPMI', if_true: files('ipmi.c'), if_false: files('ipmi-stub.c'))
> > acpi_ss.add(when: 'CONFIG_PC', if_false: files('acpi-x86-stub.c'))
>
next prev parent reply other threads:[~2021-10-08 15:22 UTC|newest]
Thread overview: 45+ messages / expand[flat|nested] mbox.gz Atom feed top
2021-10-01 17:33 [PATCH v4 00/11] virtio-iommu: Add ACPI support Jean-Philippe Brucker
2021-10-01 17:33 ` [PATCH v4 01/11] hw/acpi: Add VIOT table Jean-Philippe Brucker
2021-10-06 8:09 ` Igor Mammedov
2021-10-08 15:20 ` Jean-Philippe Brucker [this message]
2021-10-01 17:33 ` [PATCH v4 02/11] hw/arm/virt-acpi-build: Add VIOT table for virtio-iommu Jean-Philippe Brucker
2021-10-01 17:33 ` [PATCH v4 03/11] hw/arm/virt: Remove device tree restriction " Jean-Philippe Brucker
2021-10-05 11:57 ` Eric Auger
2021-10-08 15:20 ` Jean-Philippe Brucker
2021-10-01 17:33 ` [PATCH v4 04/11] hw/arm/virt: Reject instantiation of multiple IOMMUs Jean-Philippe Brucker
2021-10-06 6:35 ` Igor Mammedov
2021-10-01 17:33 ` [PATCH v4 05/11] hw/arm/virt: Use object_property_set instead of qdev_prop_set Jean-Philippe Brucker
2021-10-05 9:27 ` Eric Auger
2021-10-06 6:36 ` Igor Mammedov
2021-10-01 17:33 ` [PATCH v4 06/11] hw/i386: Move vIOMMU uniqueness check into pc.c Jean-Philippe Brucker
2021-10-05 11:41 ` Eric Auger
2021-10-01 17:33 ` [PATCH v4 07/11] pc: Allow instantiating a virtio-iommu device Jean-Philippe Brucker
2021-10-05 19:18 ` Eric Auger
2021-10-06 7:19 ` Igor Mammedov
2021-10-08 15:24 ` Jean-Philippe Brucker
2021-10-08 10:46 ` Michael S. Tsirkin
2021-10-01 17:33 ` [PATCH v4 08/11] tests/acpi: allow updates of VIOT expected data files Jean-Philippe Brucker
2021-10-06 8:12 ` Igor Mammedov
2021-10-08 15:26 ` Jean-Philippe Brucker
2021-10-11 15:55 ` Igor Mammedov
2021-10-01 17:33 ` [PATCH v4 09/11] tests/acpi: add test cases for VIOT Jean-Philippe Brucker
2021-10-05 10:27 ` Ani Sinha
2021-10-08 15:27 ` Jean-Philippe Brucker
2021-10-05 19:40 ` Eric Auger
2021-10-06 8:14 ` Igor Mammedov
2021-10-01 17:33 ` [PATCH v4 10/11] tests/acpi: add expected blob for VIOT test on virt machine Jean-Philippe Brucker
2021-10-05 10:04 ` Ani Sinha
2021-10-08 15:33 ` Jean-Philippe Brucker
2021-10-05 19:38 ` Eric Auger
2021-10-08 15:30 ` Jean-Philippe Brucker
2021-10-01 17:33 ` [PATCH v4 11/11] tests/acpi: add expected blobs for VIOT test on q35 machine Jean-Philippe Brucker
2021-10-05 10:07 ` Ani Sinha
2021-10-05 19:41 ` Eric Auger
2021-10-05 15:45 ` [PATCH v4 00/11] virtio-iommu: Add ACPI support Michael S. Tsirkin
2021-10-08 15:17 ` Jean-Philippe Brucker
2021-10-11 10:10 ` Haiwei Li
2021-10-11 17:34 ` Jean-Philippe Brucker
2021-10-13 0:56 ` Haiwei Li
2021-10-18 15:25 ` Michael S. Tsirkin
2021-10-19 15:39 ` Jean-Philippe Brucker
2021-10-20 15:17 ` Michael S. Tsirkin
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=YWBhq2T5oqeawJWW@myrica \
--to=jean-philippe@linaro.org \
--cc=ani@anisinha.ca \
--cc=cohuck@redhat.com \
--cc=ehabkost@redhat.com \
--cc=eric.auger@redhat.com \
--cc=imammedo@redhat.com \
--cc=mst@redhat.com \
--cc=pbonzini@redhat.com \
--cc=peter.maydell@linaro.org \
--cc=qemu-arm@nongnu.org \
--cc=qemu-devel@nongnu.org \
--cc=richard.henderson@linaro.org \
--cc=shannon.zhaosl@gmail.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for NNTP newsgroup(s).